Conversion de puissance directe avec faible distorsion de courant d'entrée pour un système multimoteur by Mohaghegh Doust, Omid
UNIVERSITÉ DU QUÉBEC 
MÉMOIRE PRÉSENTÉ À 
L'UNIVERSITÉ DU QUÉBEC À TROIS-RIVIÈRES 
COMME EXIGENCE PARTIELLE 
DE LA MAÎTRISE EN GÉNIE ÉLECTRIQUE 
PAR 
OMID MOHAGHEGH DOUST 
CONVERSION DE PUISSANCE DIRECTE AVEC FAIBLE DISTORSION DE 






Université du Québec à Trois-Rivières 






L’auteur de ce mémoire ou de cette thèse a autorisé l’Université du Québec 
à Trois-Rivières à diffuser, à des fins non lucratives, une copie de son 
mémoire ou de sa thèse. 
Cette diffusion n’entraîne pas une renonciation de la part de l’auteur à ses 
droits de propriété intellectuelle, incluant le droit d’auteur, sur ce mémoire 
ou cette thèse. Notamment, la reproduction ou la publication de la totalité 




Implementation of an effective solution in Adjustable Speed Drive (ASD), for reduction 
of Total Harmonic Distortion (THD) level in input line cUITent, is currently the object of 
many efforts of scientists and engineers in power electronics. 
In this thesis, a popular converter structure, two-stage Direct Power Electronic Converter 
(DPEC), and a popular control strategy, Space Vector Modulation (SVM), are presented 
as an effective solution for ASDs. 
The solution has been simulated in the real-time simulation environments Xilinx System 
Generator™ (XSG™) and RT-LAB™. The results show an effective reduction of the 
THD level in input line CUITent and output voltage, sinusoidal input/output, with respect 
to other current solutions. 
Hardware Design Language (HDL) codes are generated according to the control 
algorithm applied for the PWM pattern generation. HDL codes are analyzed for the 
purpose of FPGA implementation, because of FPGAs' higher solution speed and 
capability in the mathematical complex equations than microcontrollers. 
The result of codes· synthesis, with Leonardo Spectrum software, is presented and an 
appropriate FPGA, with correspondent capacity and code volume, is selected. 
As the result of this research, simulations of this solution in two real-time workshops and 
HDL codes generation with synthesis have been realised. 
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Résumé du travail de recherche 
1-INTRODUCTION 
Présentement beaucoup d'efforts sont faits dans l'intégration de dispositifs 
d'électronique de puissance pour l'entraînement des moteurs électriques pour produire un 
convertisseur électromécanique efficace et flexible, qui permet une incorporation rapide 
dans les processus industriels et un temps de démarrage court. Beaucoup de recherches 
sur les topologies de convertisseurs et leurs stratégies de commande sont actuellement en 
cours pour atteindre les buts suivants: taille optimale et très compacte, économies en 
fabrication, taux de distorsion harmonique (TDH) moins élevé dans le courant d'entrée 
de la ligne, meilleure efficacité énergétique, possibilité de contrôler le moteur en mode 
quatre quadrants, facteur de puissance proche de l'unité, moins de sensibilité aux 
perturbations du réseau, contrôle précis des moteurs dans le cas des systèmes 
multimoteurs [1], [9]-[17]. 
Dans les systèmes d'entraînement multimoteurs à courant alternatif, avec l'alimentation 
triphasée et bus cc commun, un problème important de qualité d'alimentation est le 
contrôle des distorsions de courant de ligne qui engendrent de la pollution harmonique 
dans le réseau. La qualité du courant d'entrée est caractérisée par le niveau TDH qui est 
produit par l'interaction de l'entraînement à vitesse variable (EVV) avec le réseau [21]. Il 
y a ainsi beaucoup de recherche sur la mise au point de nouvelles topologi'es de 
convertisseurs (la modulation) comme une solution pour améliorer l'interaction entre le 
réseau et les EVV. 
Xl 
L'objectif de ce travail est d'évaluer une méthode de modulation qui permet de réduire 
les distorsions du courant d'entrée dans un système multimoteur en contrôlant les 
séquences des commutations des onduleurs, ainsi que son implémentation dans un circuit 
programmable (Field-Programmable Gate Array, FPGA). En utilisant un· FPGA, on peut 
potentiellement obtenir un niveau de TDH moindre dans le courant d'entrée de la ligne 
qu'avec un microcontrôleur (Peripheral Interface Controller, PIC), car le FPGA est plus 
rapide pour générer des ondes porteuses et commander les interrupteurs (Insulated Gate 
Bipolar Transistors, IGBT) du convertisseur. Ce gain est cependant limité par la rapidité 
des circuits pilotes. 
La haute capacité de programmation, la vitesse de calcul des équations complexes, des 
instructions de programmation plus simples, la possibilité de générer des codes 
facilement par le logiciel, la synthèse des codes et le choix optimal de circuit avant la 
fabrication sont les avantages d'implémentation des FPGA dans un circuit au lieu de 
micro contrôleurs. 
Des travaux de simulation permettront de réaliser une validation de la loi de modulation 
proposée et une comparaison préliminaires avec des lois classiques. Les expériences de 
ce travail sont comme suit: la considération d'une solution efficace au niveau du contrôle 
des moteurs à induction (MI) triphasés avec la pratique et le développement de la 
méthodologie de simulation (TDH moindre dans le courant d'entrée que les résultats 
d'autres auteurs) dans les environnements Matlab®, Simulink™, RT_LAB™, Xilinx 
System Generator™ (XSG™) en temps réel; la conception d'une méthode efficace pour 
la génération aisée des codes (Hardware Description Language, HDL) qui pourront être 
implémentés dans un FPGA; la synthèse de cette loi afin de valider cette implémentation. 
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Les simulations sur un système avec 3 moteurs à induction (3HP, 220V, 60Hz, 1725rpm) 
sont effectuées. La topologie de convertisseur de puissance direct (Direct Power 
Electronic Converter, DPEC) à deux étages est considérée dans ce travail pour qu'il y ait 
moins de composant IGBT et de diodes que d'autres topologies. Le DPEC est constitué 
de deux étages: un étage commun constitué d'un redresseur et un étage comprenant des 
onduleurs (connectés par le bus cc commun au redresseur), utilisés pour alimenter les 
moteurs dans le système EVV. 
En combinant la technique de modulation vectorielle (Space Vector Modulation, SVM) 
pour deux étages de la topologie de DPEC avec les bonnes séquences de commande des 
canaux de modulation de largeur d'impulsion (MLI) pour les commutations des 
interrupteurs IGBT, on arrive aux buts de la recherche de produire moins de distorsions et 
d'augmenter la qualité du courant d'entrée de la ligne et de la tension de sortie à la charge 
du convertisseur. 
En plus, le DPEC résout les désavantages les plus importants du convertisseur matriciel 
et il possède d'autres avantages, comme un moindre coût de fabrication, de moindres 
pertes d'énergie, il est plus compact et il offre la possibilité de contrôle indépendant de 
quelques moteurs en même temps dans le système d'entraînement multimoteur. 
La figure 1 montre le schéma bloc du convertisseur DPEC à deux étages et la 
méthodologie SVM en combinaison avec la méthode de contrôle Volt/Hz constant en 
boucle fermée [19]. Dans ce résumé, les différentes méthodes et algorithmes utilisés pour 
les simulations de DPEC à deux étages par Simulink, RT-LAB et XSG sont expliqués et 
les résultats (Fast Fourier Transform, FFT) pour le courant d'entrée au point de 
X1l1 
connexion au réseau et la tension de sortie à la charge sont montrés et comparés en 
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Figure 1 Méthode de contrôle Volts/Hz constant en boucle fermée sur DPEC à deux étages 
Pour expliquer pourquoi la structure de redresseur est composée de deux modules 3<j)/1<j), 
la figure 2 montre la structure contenant douze diodes et douze IGBT. La moitié en haut, 
comme un module 3<j)/1<j), est constituée de six diodes et six IGBT. Elle doit fournir un 
courant positif au bus cc. Par contre, la moitié en bas, doit fournir un courant négatif [5]. 







Figure 2 Étage de redressement, 3c\l/2c\l , constitué de 12-IGBT et 12-diodes 
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Figure 3 Principe de la commande vectorielle 
La méthodologie de SVM de l'étage redresseur est définie par le vecteur du courant 
d'entrée et celle de l'étage onduleur par le vecteur de la tension de sortie [7], Figure 3, tel 
que la combinaison de SVM des deux étages, Figure 4, définisse les rapports cycliques 
pertinents donnés par les équations (1)-(5), [22]. Afin d'arriver aux objectifs de la 
recherche, il faut suivre les séquences pertinentes des commutations montrées dans la 
figure 5 qui causent le moins d'interaction entre le convertisseur et le réseau électrique. 
k k' (ff Ok) da = mu· sm - - Bout 3 
d!, = me' sin( 60° - Bin) 
d v = mc·sin(Bin) 
(1) 
k k' ( Ok) dp = mu· sm Bout (2) 
(3) 
xv 
Redresse ur M 1/ 
"k" Ondule ur 0 0: !3 0: 0 
~ 
--------~ -------..----------; 
o - O:M - (3M-(31/-0:1/-0 
Figure 4 Synthèse de rapports cycliques pour l'état des interrupteurs dans l'étage ondule ur "k" 
df =dwd~ 
d~ = (dl' + dv)·d~ 
d~ = dv.d~ 
Switch format symbol: 
Sx-Sy 
Sx(p )Sx(n )-Sy(p )Sy(n) 
(4) 
(5) 
VA < VB [11-00 1 VA > Vs /, 
1 11-01 1 1 11-10 1 
t • t , 
[10-01 1 1 01-10 1 
[ ~oJ 1 1 1 ~ 1-1 ~ 1 
~IOO-l1IÇ 
Figure 5 Quatre étages de commutation bidirectionnels contrôlés par le signe de la tension ligne à 
ligne d'entrée 
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2. Simulation de la solution avec Simulink™ 
Les algorithmes de la boucle fermée de contrôle VoltlHz constant avec le logiciel 
SimulineM pour l'étage onduleur et l'étage redresseur sont montrés dans les figures 6, 7 
et 8. L'état de IGBT, dans le cas ouvert et fermé, est défini par 1 ou 0 dans l'algorithme 
SateFlow qui produit des canaux de MLI pour attaquer les pilotes des IGBT. 
Tous les IGBT de l'étage doivent rester dans le même état pendant la durée de temps 
définie par le rapport cyclique. Le secteur de l'hexagone, où le vecteur de la tension est 
placé, est très important pour définir les états des IGBT dans un cas de commutation. 
StateFlow est €mployé comme un outil dans Simulink pour définir ces états; StateFlow 
est facile à utiliser grâce à son interface graphique, figure 7. 
La figure 8 montre l'algorithme de génération des canaux de MLI du redresseur dans 
l'environnement Simulink. Les tensions d'entrée au convertisseur de DPEC à deux étages 
sont analysées par un circuit à verrouillage de phase (Phase Locked Loop, PLL) pour 
déterminer l'angle du vecteur de la tension et la tension du bus cc. 
Ensuite, on peut utiliser l'information de l'angle instantané, de concert avec les équations 
de SVM, afin de déterminer les rapports cycliques des canaux de ML!. En déterminant 
les temps de commutation et en comparant avec une onde triangulaire, on produit les 
impulsions pour attaquer les IGBT. 
La même méthodologie est employée pour les onduleurs (étage d'inversion), sauf que les 
signaux de consigne de fréquence et de la tension appliquée au moteur sont variables, car 
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Figure 7 États des IGBT; le temps de transfert, les états et le secteur du vecteur de tension d'entrée sont définis pour l'étage d'inversion par StateFlow 
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Figure 8 Modèle Simulink de la simulation pour l'algorithme de contrôle de l'étage de redressement 
3. Simulation de la solution avec RT-LAs™ 
La simulation avec RT-LAB est très similaire à la simulation avec Simulink, avec les 
mêmes algorithmes pour les deux étages. La seule différence est le remplacement des 
blocs pertinents de ARTEMIS™ (Advanced Real-Time Electro Mechanical Simulator) et 
de RT-Events (Real Time compensation of switching ~vents) avec des blocs de 
SimPowerSystem (SPS). 
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Il faut construire 3 sous-systèmes contenant l'algorithme du contrôle dans le sous-
système esclave (Slave Subsystem, SS), le système du puissance incluant le générateur, la 
ligne, le transformateur, le convertisseur et les moteurs dans le sous-système maître 
(Mas ter Subsystem, SM) et le module de la visualisation des paramètres et d'ordre aux 
moteurs par des consignes des vitesses dans le sous-système de la console (Console 
Subsystem, SC), figure 9. 
La simulation du module, dans l'environnement RT-LAB, est faite par une simulation à 
pas fixe, avec l'algorithme d'intégration ode4 (Runge-Kutta), avec 2 CPU Intel Xeon 
501MHz, Opal-RT lIO Hardware OP5110-1, SW FirmWare: SI7-0016-PCI-20-4. La 
configuration des 3 moteurs à induction (3HP, 220V, 60Hz, 1725rpm) avec couples 
statiques constants a été simulée. Le bloc compatible avec SPS 3-leg time-stamped bridge 
est utilisé comme onduleur et le bloc du redresseur est constitué par 3-level IGBT time-
stamped bridge, tous deux provenant de la bibliothèque de RT-LAB. 
1 ARTEMIS GUidel 
Vabc 
ISlaveARTEMlsl . labc 
Vitesse' ~ ComnHnv1 Vdc-Bus 
Idc-Bus 0pC0nm1 Comm-inv2 








SM-PS lr SC-console 











\tUasse de mer 
',~aIx;,VcbWs 
~ - - - - - -- - -- - - -- - - - - - - - - - - - -- - - - - - - - --- - -- - - - --- - - -- - - - ----
Figure 9 (suite) 
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Les figures 10 et Il montrent le résultat de la simulation par RT-LAB pour le courant de 
ligne et la tension de sortie à la charge. Il faut noter que la simulation est faite sans le 
XXll 
filtre d'entrée avant le convertisseur, ce qui permet de considérer les harmoniques 
contenues dans le courant de ligne mieux qu'avec le filtre d'entrée. 
Dans cette simulation, la fréquence de la porteuse (F c) (onde triangulaire) et la période 
d'échantillonnage (Ts) sont supposées 3.6 kHz et 5e-6 s, respectivement. Pour plus 
d'information sur les autres résultats de simulation comme la vitesse du moteur, le 
couple, la fréquence et le courant du bus cc, veuillez consulter l'annexe A. Le fichier de 










5.5 6 6.5 7 7.5 8 
Figure 10 Courant de la ligne de DPEC simulé par RT-LAB sans le filtre d'entrée, Fc=3.6 kHz, 
Ts=5e-6 s 
XX111 
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x 104 
Figure 11 Tension de sortie du DPEC simulée par RT-LAB, Fc=3.6 kHz, Ts=5e-6 s 
4. Simulation de la solution avec Xilinx System Generator 
(XSG™) et Simulink™ 
Dans cette simulation, la partie puissance est réalisée dans l'environnement Simulink et 
la partie de contrôle est construite par des blocs de XSG. On utilise StateCAD, 
l'équivalent de SateFlow, dans la bibliothèque de XSG pour définir les états des IGBT 
sous la forme d'une machine d'état. Alors, il permet de générer des codes HDL et de 
valider le travail de machine d'état, signal par signal, correspondant à chaque temps de 
transfert. Il faut importer les codes HDL générés dans l'environnement XSG par le bloc 
boite noire (Black Box). Pour arriver à ce but, on écrit un programme d'interface pour la 
modulation de XSG et de Simulink sous la forme d'un fichier script (fichier-m) dans 
MATLAB (Annexe C). Donc, la machine d'état peut être exécutée dans XSG 
précisément. Dans le reste de l'algorithme, des blocs de la bibliothèque de XSG sont 
XXIV 
utilisés. Notons qu'il faut faire beaucoup de tests, étape par étape, dans XSG car la sortie 
de chaque bloc est en type binaire (point fixe). 
Vin -c=J--------
Gateway ln 
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Figure 12 Modèle XSG de la simulation pour l'algorithme de l'étage de redressement 
Les figures 12 et 13 montrent le modèle XSG de la simulation utilisé pour l'algorithme 
de contrôle du DPEC à deux étages. Il peut générer des canaux MU pour attaquer aux 
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Figure 14 Courant de la ligne du DPEC simulé par XSG sans le filtre d'entrée, Fc=3.6 kHz,Ts=5e-6 s 
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Figure 15 Tension de sortie du DPEC simulée par XSG, Fc=3.6 kHz, Ts=5e-6 s 
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5. Résultats des contenus harmoniques du courant d'entrée du 
DPEC simulé par XSG et RT-LAB 
Les figures 16 et 17 indiquent que les harmoniques contenus dans le courant d'entrée, ont 
des amplitudes basses et qu'en plus du fondamental à 60 Hz, seulement les 5e et 7e 
harmoniques ont des amplitudes notables. Donc, ils confirment que les courants d'entrée 
obtenus par les deux simulations sont semi-sinusoïdaux. Les différences dans les 
amplitudes des harmoniques sur ces deux figures sont dues à la simulation à des points 
d'opération différents: les consignes de vitesse sont différentes. Notons qu'il n'y a pas de 
raison spéciale pour cette différence; les simulations ont simplement été réalisées avec 
des consignes différentes. Pour la figure FFT de la tension de sortie, veuillez vous référer 
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Figure 16 FFT du courant d'entrée du DPEC simulé par RT-LAB, Fc=3.6 kHz, Ts=5e-6 s 
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Figure 17 FFT du courant d'entrée du DPEC simulé par RT-LAB, Fc=3.6 kHz, Ts=5e-6 s 
6. Évaluation des codes HDL pour un FPGA choisi par le logiciel 
Leonardo Spectrum L3 
Le logiciel Leonardo Spectrum offre la possibilité de faire un choix optimal de FPGA 
pour les codes HDL. Les codes HDL de l'étage d'inversion ont été analysés, ce qui a 
mené au dispositif 2V250fg256 FPGA qui a été choisi par logiciel comme un matériel 
optimal pour ces codes en vertu de l'utilisation de la capacité maximum des ressources. 
Par exemple, le tableau 1 montre qu'il emploie 93.13% des générateurs de fonction. Le 
tableau II est le résultat de synthèse pour le dispositif 2v80fg256 FPGA. Pour plus 
d'informations, veuillez vous référer aux annexes D et E. 
Il faut mentionner que les fréquences des dispositifs (18.1 MHz, 69.6 MHz) sont plus 
grandes que les fréquences d'échantillonnage et de la porteuse (1 MHZ, 3.6 KHz), ce qui 
valide le résultat de synthèse par Leonardo Spectrum L3. 
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Tableau 1 Synthèse des codes HDL de l'étage d'inversion pour le dispositif2v250fg256 par Leonardo 
*********************************************** 
Deviee Utilization for 2V250fg256 
*********************************************** 
Resource Used Avail Utilization 
ros 70 172 40.70% 
Global Buffers 1 16 6.25% 
Functian Generatars 2861 3072 93.13% 
CLB Slices 1431 1536 93.16% 
Dffs or Latches 1519 3588 42.34% 
Black RAMs 0 24 0.00% 
Block Multipliers 9 24 37.50% 
Block Multiplier Dffs 252 864 29.17% 
-----------------------------------------------
Clock Frequency Report 
Clack : Frequency 
clk 1 : 18.1 MHz 
Tableau II Synthèse des codes HDL de l'étage de redressement pour le dispositif2v80fg256 par 
Leonardo Spectrum L3 
7. Conclusion 
*********************************************** 
Deviee Utilization for 2V80fg256 
*********************************************** 
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Nous avons confirmé l'intérêt d'une méthode de modulation qui permet de réduire les 
distorsions du courant d'entrée dans un système EVV avec 3 moteurs à courant alternatif 
avec alimentation triphasée et bus cc commun. Le convertisseur DPEC avec modulation 
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vectorielle SVM pour générer des canaux MLI est une solution efficace pour ce travail. 
Cette loi de modulation est validée avec des travaux de simulation par Simulink, RT-
LAB et XSG. La génération des codes HDL est réalisée par XSG et le potentiel 
d'implémentation des codes dans un FPGA est validé par la synthèse. C'est un travail très 
intéressant qui a permis de pratiquer la simulation d'un système multimoteur et 
multiconvertisseur, incluant la génération des signaux de modulation, le contrôle des 
moteurs avec différentes consignes de vitesse, de réaliser la commande de plusieurs 
variables des moteurs comme la vitesse, le courant, la tension, le couple, etc. Nous avons 
aussi mesuré la FFT de courant d'entrée et comparé le résultat FFT de XSG avec le 
résultat FFT de [5] (dans le corps principal du mémoire). Ceci a permis de mettre en 
évidence le potentiel de l'algorithme de commande par le résultat avec XSG 
(éventuellement le FPGA), la génération des codes VHDL et de valider l'implémentation 
de la loi de modulation (des codes) dans un FPGA par la synthèse Leonardo Spectrum 
L3. 
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Chapter 1- Introduction 
The evolution of Adjustable Speed Drives (ASDs) has started from heavy and large size 
electromechanical assemblies to more compact and efficient power electronics 
equlpments, so that presently the trend is to integrate the power electronics equipment 
inside the electrical motor in order to produce an efficient and flexible single-unit 
electromechanical converter. This allows for fast industry process design and short 
commissioning time. 
The necessity to reduce energy consumption in industrial processes, allowing for 
important energy savings, reducing harmonic pollution in the grid and a shorter payback 
time of the drive reaction are the matters which engineers are involved in to find an 
effective solution. 
The demands of an industrial drive are analyzed with respect to the mechanical 
characteristics, reliability, ride-through capability, inrush problems and other standards 
[1]. Other standards have to be fulfilled by the drive in a final industrial product for the 
immunity and Electro Magnetic Compatibility (EMC): low and high frequency on the 
line supply (voltage harmonic distortion, commutation notches, voltage interruption, 
voltage unbalance, frequency variations, surge, burst, Radio Frequency Interference 
(RFI) and harmonic cUITent). 
A short-term ride-through strategy is tested in [2] and can be implemented on standard 
drives. Its main control tasks are to decelerate the drive and to recover the necessary 
energy from the load inertia, during loss of the power grid, in order to feed the control 
electronics and when the grid is re-established, to accelerate the drive to the reference 
speed from non-zero shaft speed [3]-[4]. 
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The power-up problems are expected to appear in the drive, due to the L-C series 
topology of the input filter. Therefore, a power-up circuit can be implemented on the 
converter prototype to damp the oscillations and to limit the over voltage level during 
power-up. 
One of the most important problems in the case of using the ASDs is the harmonic 
distortion in the CUITent of the grid caused by interaction of the ASD and the grid. This 
interaction may produce sorne disturbances in the electrical grid such as noises, voltage 
unbalance and frequency variation which cause distortion of the electrical insulation in 
the devices used by costumer. 
High harmonic frequency contents in the input line CUITents of each ASD accumulate in 
the grid as harmonic pollution. The objectives of this research are to find an effective 
solution to reduce the grid CUITent Total Harmonic Distortion (THD) level, as the input 
line CUITent to the ASDs, in a multi-drive system with induction motors and to implement 
this methodology in the Field-Programmable Gate AITay (FPGA) as a processor to send 
Pulse Width Modulation (PWM) patterns to ASD gates. 
Because of high speed in processing and calculation of complex mathematical equations 
conducted by FPGA, in comparison with other technologies such as Peripheral Interface 
Controller (PIC), utilisation of a FPGA in this solution is the major tentative part of this 
research. So we should find a proper methodology for synchronising PWM pulses 
including the specific commutation and sequence strategies to command the ASDs with 
utilisation of a proper topology to produce a semi-sinusoidal input line CUITent wave. The 
major bene fit of this research goal, in addition to controlling the motors properly in a 
multi-drive system, is to increase the quality of the grid CUITents towards the ASD and 
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consequently to reduce more the harmonic pollution in the grid with respect toother 
available technologies by grace of using FPGAs. 
The two-stage Direct Power Electronic Conversion (DPEC) topology [5] is considered to 
independently controleach motor in a multi-drive system: it is a converter with a reduced 
number of components with a structure consisting of a common rectification stage with a 
common DC bus connected to several inverter stages to drive the motors. In fact this type 
of converter is an extended type of Matrix Converter (MC) [6] which has addition al 
structural advantages such as fewer components of Insulated Gate Bipolar Transistor 
(lGBT) and diodes. 
To control the DPEC topology, Space Vector Modulation (SVM) is chosen as the basic 
methodology with a combination strategy [7] of SVM in each inversion stage with 
common rectification stage, for the goal of approaching semi-sinusoidal input current and 
output voltage waves of the converter, chapter 2. 
Utilisation of these topology and methodology, chapter 3, have more advantages than 
other previous solutions such as voltage transfer ratio from input to output near to unity, 
they are more compact, they are cheap to manufacture and result in less loss of energy, 
less converter sensibility to the grid variations and instability. In section 3.6, an analysis 
of SVM hexagon based on three phase input voltages is presented and the formulas of 
this chapter are expanded. Chapter 2 and 3 are a part of my research study and my 
contributions inc1ude sorne formulas' development, description and sorne analysis (i.e. 
section 3.6). 
Simulation of the modulation in real time workshop with implementation of the 
combined SVM methodology for the two-stage DPEC in the FPGA are considered to 
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respond the research objective, so that a new method of Hardware Description Language 
(HDL) code generation with implementation eligibility into the FPGA speciaIly used for 
command of the power converter is presented as the development part of this research. 
Xilinx System Generator™ (XSG™) and RT-LAB™ softwares with the real time 
workshop used for simulation are described in chapter 4 and FFT of the input line CUITent 
and output voltage waves are calculated and compared with the result of FFT from other 
article. 
As the XSG™ for Digital Signal Processor (DSP)· simulates and implements high-
performance DSP designs on the Xilinx's FPGAs, FPGA code generation with XSG™ 
and codes synthesis by use of Leonardo Spectrum Level-3 software to verify its liability 
for implementation in an optimal FPGA are described in chapter 5. 
Chapter 6 presents conclusion part of this research and aIl programming in the HDL, 
Matlab® and generated HDL codes and its synthesis are demonstrated in the appendices. 
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Chapter 2- The concept of two-stage DPEC (Direct 
Power ElectronicConversion) and Space Vector 
Modulation (SVM) strategy 
ln multi-drive applications, in order to decrease the specifie cost, a new concept has been 
developed and is already industrially implemented [8]. A single rectifier is used to feed 
several inverters. If a PWM rectifier that is able to provide a better interaction with the 
grid is used, the cost will be less than equipping each converter unit with its own PWM 
rectifier. As the inverters may be placed in different cabinets, decoupling of the de-bus is 
necessary as well as taking extra precaution against dc-link short circuits, which may 
cause massive destruction due to the high amount of stored energy. Among the solutions, 
a dc/ac PWM step-down VSI in the inversion stage seems to offer the. best performance 
on the motor side. The Space Vector Modulation (SVM) strategy is based on space vector 
representation of the converter ac side voltage and has become very popular because of 
its relative simplicity. It is a better solution in comparison with Alesina-Venturini 
strategy to control the Matrix Converter (MC) [9]. A brief description of lM equations is 
also provided since it will be part of the simulation module. 
2. 1 Introduction ta two-stage DPEC topology and ta Matrix 
Converters(MC) 
Regarding of the rectification stage and dc-link, two options exist: a PWM voltage source 
rectifier with a large dc-capacitor [10] or a direct link of a PWM CUITent source 
rectification stage to an inversion stage, shown in Fig.2.1. This consists of a standard B6 
6 
PWM-VSI stage and a rectification stage, which may be a 312-phase matrix converter 
presented in Fig.2.2. It is possible to obtain a cost-effective topology, requiring only 9 
IGBTs and 18 Fast Recovery Diodes (FRD). The topologies of two 3/l-phase power 
modules for the rectification stage are based on the anti-paralle1ed connection of two 
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Figure 2.1 Adjustable Speed Drive (ASD) topologies a) Classical front-end with a stiff dc-link 
voltage using a large dc capacitor b) Based on two-stage DPEC concept 
The task of the rectification stage is to switch between two line-to-line voltages in order 
to provide sinusoidal input currents and to keep the connection of the dc-link to a given 
line-to-line voltage at any instant. Zero-vector is produced inherently by the inversion 
stage because a zero output voltage vector is equivalent to connecting aU outputs to the 
same dc-bus polarity and therefore disconnecting the link between the rectification stage 
and the load. Only one line-to-line voltage is selected at a time and applied with the right 
polarity to the inversion stage. For DPEC prototype equipped with a PWM-VSR in 
rectification stage and a small dc-link capacitance, the mathematical mode1 of 
capacitance in dc-link is investigated in [12]. 
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The matrix converter, as an aH-silicon topology, has advantages like lack ofthe bulky dc-
link capacitors, the bidirectional power flow, unity power factor and the sinusoidal input 
current/output voltage waveforms with only high order harmonics [13]. Because of the 
high integration capability and the higher reliability of the semiconductor, the matrix 
converter topology is recommended for extreme temperatures and critical volume/weight 
applications. 







Figure 2.2 12-IGBTs scheme of the rectification stage (3/2 matrix converter) for two-stage DPEC 
2.2 Using Reverse Blocking-IGBT (RB-IGBT) in two-stage DPEC 
Reverse Blocking-IGBTs, a bidirectional switch topology, is one of the important 
advances achieved in this technology so that, because of its soft commutation advantage 
[14], it is proposed to be used in the DPEC rectification stage. It has been shown that 
higher efficiency may be reached at higher switching frequencies, more than 10KHz. 
The reverse blocking IGBT (RB-IGBT) decreases the number of semiconductor devices 
per load phase path. The advantage offered by this solution is to increase the conduction 
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efficiency of the DPEC because the conduction losses will be produced only by a single 
RB-IGBT per phase [15]. 
2.3 Input filter implementation aspect and calculation 
Input filter has to reduce the input current ripple with minimum installed energy on the 
reactive elements. The most used topology is an LC series circuit. The design of the input 
filter [1] has to accomplish the following criteria: 
1. Input filter with a cut-offfrequency lower than the switching frequency 
(2.1) 
where Lim C in are the inductance and the capacitor of the input filter and 000 is the 
resonance pulsation of input filter. 
2. Maximize the displacement angle (tf'min-in) for a glVen mInImUm output power 
Cn 1 
- = kmin' tan 'l'min-in 2 
P n 3. {On • Un 
(2.2) 
where P n ~ 3. Un. 1 n is the input active power (considering a close to unity power factor 
at full load); U mIn are the rated input phase voltage and· CUITent of the converter; 
Pmin = kmin'Pn is the minimum power level where the displacement angle tf'min-in reaches 
its limit ; kmin is the ratio of minimum power level and nominal power level; 
{On = 2.1r. f is the pulsation of the power grid. 
n . 
3. Minimize the input filter volume or weight for a given reactive power, by taking into 
account the energy densities which are different for film capacitors and for iron chokes: 
(2.3) 
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where SL = OJn'Lin.I~ (choke), Sc = OJn.Cn'U~ (capacitor) are the installed VA III 
)
-112 
reactive components and OJo = 2·1r·fo = (Ln.Cn . 
4. Minimize the voltage drop on the filter inductance at the rated current in order to 
provide the highest voltage transfer ratio: 
(2.4) 
where /).U n is the drop in voltage magnitude due to the influence of the input filter and 
lin is the filter inductance in p.u. 
2.4 Comparison of two-stage DPEC with MC 
The matrix converter has not become commercial so far because the voltage transfer ratio 
is limited to 0.86, the immunity to power grid disturbance is low, it needs a higher 
number of power semiconductor devices, the control is more complicated and extra 
circuits such as an LC input filter and a clamp circuit are needed to provide EMC 
compliance and safe operation. 
Therefore, the overall cost remains high. The two-stage DPEC has an input port for a 
three-phase power supply and several output ports to connect three-phase loads, which 
are independently controlled. The voltage transfer ratio is close to unity, it is less 
sensitive to power grid disturbance, it has fewer power semiconductor and diode devices; 
henceforth it has less power 10ss, it is more compact and it is cheaper than the matrix 
converter. Different types of DPEC structures such as Ultera Spark Matrix Converter 
(USMC) and Very Spark Matrix Converter (VSMC) are implemented with fewer 
components [16]. 
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2.5 Basics of SVM technique 
In SVM technique [17], a three-phase, two-Ievel converter provides eight possible 
switching states, made up of six active and two zero switching states. Active vectors 
divide the plane for six sectors, where a reference vector U* is obtained by switching 
(for the proper time) on two adjacent vectors (Fig. 2.3). Reference vector U· is sampled 
with fixed dock frequency 21s = 1/Ts and the next U*(Ts) is related to times tb t2' to 
andh where M and a are the modulation index .and vector angle. The residual sampling 
time is reserved for zero vectors U 0 and U 7 with the condition that t1 + t2 ::; T s • 










2.5.1 Three-phase SVM with symmetrical placement of zero vectors 
The most popular SVM method is modulation with symmetrical zero states (SVPWM): 
(2.8) 
Figure 2.4a shows the information of gate pulses for (SVPWM) and the correlation 
between duty time Ton, T off and the duration of vectors th tb t~, and h [9]. For the first 




Tcon = 2 + t1 + t2 






This type of modulation is a Discontinuous Pulse Width Modulation (DPWM) as CB 
technique with an additional Zero Sequence Signal (ZSS). The idea is based on the 
assumption that only two phases are switched (one phase is clamped to the lower or 
upper dc bus). It gives only one zero state per sampling time, Figure 2.4b. 
Ts Ts 
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(a) Conventional SVPWM 
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(b)DPWM 
Figure 2.4 Vector placement in sampling time. 
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2.6 SVM over modulation 
In SVM-PWM, the allowable length of reference vector U· which provides linear 
modulation is equal to U~ax = U ~ (circ1e inscribed in hexagon M= 0.906). To obtain 
higher values of output voltage (over modulation) up to the maximal modulation index 
M= 1 (six step mode), an additional nonlinear over modulation algorithm has to be 
applied, Figure 2.5. This is because the minimal pulse width becomes shorter than critical 
pulse width (mainly dependent on power switch characteristics and usually in the range 
of a few micro seconds) or even negative. Zero vectors are never used in over modulation. 
2.7 Performance criteria 
Several performance criteria are considered for selection of suitable modulation method. 
The power quality criteria and distortion factor under unbalanced voltage supply is 
investigated in [18]. In this subsection, further important criteria such as range of linear 
operation, distortion factor and switching los ses are discussed [19]. 
2.7.1 Range of Iinear operation 
The range of the linear part of the control characteristic for sinusoidal Carrier Based 
PWM (CB-PWM) ends at M=%=0.785 of the modulation index, when reference and 
carrier amplitudes become equal. The SVM or CB-PWM with ZSS injection provides 
extension of the linear range up to Mmax= ;;'-13=0.906 and the region above that is the 
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Figure 2.5 Control characteristics of PWM converter 
2.7.2 Switching losses 
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Power losses of the PWM converter can be generally divided into conduction and 
switching lasses. Conduction losses are practically the same for different PWM 
techniques and they are much lower than switching losses. For the switching loss 
calculation, linear dependency of the switching energy loss on the switched current is 
assumed. This also was proved by the measurement results. Therefore, for high switching 
frequency, the total average value of the transistor switching power losses, Ps1(C)' for 
continuous PWM, can be expressed as: 
(2.12) 
Where k TD = kr + k D is the proportional relation of the switching energy loss per pulse 
period to the switched current for the transistor and the diode; fs is the switching 
1 
frequency and i is the current which passes through the transistor. 
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In the case of discontinuous PWM, the following properties hold from the symmetry of 
the pole voltage: 
Psi ( - rp) = Psi (rp) , Psi (rp ) = Psi (Jr - rp ) O<rp<Jr (2.13) 
where rp is voltage vector angle. Therefore, it is sufficient to consider the range from 0 to 
1t 
- for the DPWM, such that 
2 
o <k<1 (2.14) 
where k is a coefficient for continuous PWM switching losses, which are reduced by 
DPWM technique, on average about 33%. In favourable conditions, when modulation is 
clamped in phase conducting maximum cUITent, switching losses decrease up to 50%. 
2.7.3 Distortion and harmonie eopper loss factor 
The effective harmonie CUITent depends on the type of PWM and also on the value of the 
ac side impedance. The distortion factor is defined as: 
d = 1 h(rms)/ 1 h( six-step )(rms ) (2.15) 
It is unity for the six-step mode (continuous modulation). To reduce the influence of ac 
side impedance parameters on the distortion factor, CUITent harmonics shaH be reduced. It 
should be noted that harmonic copper losses in the ac-side load are proportional to d 2 
(loss factor). Values of distortion factor can be computed for different modulation 
methods. It depends on the switching frequency, the modulation index M and the shape 




This SPWM is Sinusoidal PWM: it as a modulation based on comparison of a common 
triangular carrier signal with three sinusoidal signaIs, which define the switching instants 
of the power transistor. For discontinuous modulation (DPWM): 
DPWM(n) d fDPWM(n)(M),ME[O, 1t~],n={1,2,3} 
k fSB 2,,3 
(2.18) 
where k is defined as the ratio of carrier frequency (fsB ) and f(M) is function of the 
modulation index with regards to the modulation method. The carrier frequency can be 
increased by a factor of 3/2 for a 66% copper loss reduction or doubled for a 75% copper 
loss reduction while the current distortion of DPWM is lower than continuous PWM at 
the same carrier frequency. 
2.8 Steady-state equiva/ent circuit of induction motor 
An equivalent circuit based on rotor flux linkage is presented in Fig. 2.6. If we adopt, the 
voltage equations for a cage motor take the form: 
.' .' XM . ( J
2 
Us = rs Is + ) OJs (Y Xs Is + ) OJs ~ Xr IMr (2.19) 
( J2 ( J2 
. XM . OJs XM . Xr ° = ) OJs - XrIMr+-rr - Ir -
Xr OJr Xr XM 
(2.20) 
where Xs - (xMl Xr)xM = (Y Xs and XM are the totalleakage reactance and the magnetizing 
reactance. The stator and rotor winding reactance and resistance are xs ' Xr , rs , rr .The 
magnetizing current is expressed as: 
16 
. If/ r . + X r . ZMr;;;;-;;;;Zs -Zr (2.21) 
XM XM 
rs cosaxs (Xr /xM)ir= -isy 
iMr=isx 
Us 
. ( /) ) COs(XM.XM/Xr) 
er=JCOs XM Xr IjIr ) rr.cos/COr(XM.XM/Xr .Xr) 
a=I-I/(1 +as)(1 +crr) 
Figure 2.6 Steady-state equivalent circuit of induction motor based on the rotor flux linkage a=xM/xr 
The totalleakage reactance, (Jxs , appearing in the circuit, is the sum of stator and rotor 
leakage reactance, which occurs in the case of the equivalent circuit: 
(2.27) 
where (JXs is often referred to as the transient reactance. lM block diagrams such as 
voltage controlled lM in stator based on the fixed coordinate system (a, 13, 0) and CUITent 
controlled lM in synchronous coordinates (x, y, 0), and interesting mathematical 
equations ofthe lM based on space vectors in a coordinate system are presented in [19]. 
2.9 Conclusion 
In addition that the two-stage DPEC covers aIl the matrix converter functionalities, it 
provides more advantages than the MC such as the immunity due to the grid disturbance, 
voltagetransfer ratio about unity and fewer components. This chapter has proposed input 
17 
filter calculation and using the RB-IGBT in rectification stage for bidirectional power 
transfer purpose, which is more compact, cheaper and better functionality than the normal 
CC or CE IGBT (Fig. 2.2). The switching losses are increased by the magnitude of the 
phase CUITent (approximately linearly), then a suitable modulation strategy can 
significantly improve performance of the converter. For the same caITier frequency, 
discontinuous PWM possesses higher CUITent harmonic content than continuous methods. 
The harmonic content is similar for both methods at high PWM index only. However, we 
should remember that discontinuous modulation possesses lower switching losses. 
Switching losses depend on the type of discontinuous modulation and power factor angle. 
Because of importance of minimum harmonic content in input line cUITent, we would 
rather select a continuous modulation strategy like SVPWM than DPWM. Then, more 
investigation and research on two-stage DPEC have an intrinsic value for the 
development ofthe converter technology. 
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Chapter 3- Implementation of SVM technique into two-
stage Direct Power Electronic Converter (DPEC) and 
commutation strategy 
An overview on Indirect Modulation Technique for Matrix Converter (MC) can be 
helpful to explain Space Vector Modulation (SVM) technique and to achieve the 
equations of switching duty-cyc1es to control the IGBTs in both the rectification stage 
and the inversion stage. The purpose of implementation of the SVM technique is to 
obtain sinusoidal input and output waves by combination of duty-cyc1es of the two stages 
in Direct Power Electronic Converter (DPEC). The specific commutation strategy for 
bidirectional switches are explained for the purpose of harmonic minimization. A detailed 
description and analysis of SVM hexagons both in rectification and inversion stages are 
presented in this chapter for further consideration in programming the control strategy as 
explained in the next chapters. 
3.1 Introduction to indirect modulation 
The main idea of the indirect modulation technique [6] is to consider MC as a two~stage 
transformation converter: a rectification stage to provide a constant virtual dc-link 
voltage Upn during the switching period by mixing the line-to-line voltages in order to 
produce sinusoidal distribution of the input currents, and an inverter stage to produce the 
three output voltages. 
The indirect modulation model uses only active vectors. Fig. 3.1 shows the converter 
model when the indirect modulation technique is used. 
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Figure 3.1 Converter model used for indirect modulation technique 





The 3<1> - 3<1> Matrix Converter (MC) topology [20] with an input filter and an ac motor 
load is shown in Fig. 3.2. Because the MC is supplied by an ac voltage source, the input 
should never be shorted and due to the inductive nature of the load, the output phase must 
not be left open. A switching function [7] is defined as: 
{
l'SjkclOsed} . { } { } Sjk = ,} E A,B,C ,k E a,b,c 
O,SjkOpen (3.1) 
so that these constraints can be expressed as Sja+S jb+S jc=l, jE{A,B,C}. Then, the 
3<1> - 3<1> MC switches can be assumed only to take 27 allowed combinations. The 
following expressions for the output line voltages and input phase currents are directly 
obtained: 
VoL = [: ;:] = [::: = ::: :;: = ;:: :;: = ;::].[: ::] = T PhL' V iPh 
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where T PhL is the converter transfer matrix. VoL is the output line voltage, V iPh is the 
input phase voltage, iiPh is the input phase current, ioL is the output line current, Vim and 
Vom are the maximum input and output voltages. Fig. 3.3 shows indirect model ofmatrix 
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Figure 3.3 VSR-VSI conversion in indirect matrix converter model 
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3.3 SVM technique for Indirect Matrix Converter (/MC) 
ln this section based on the ITF approach, the space vector modulation is simultaneously 
employed in both VSR and VSI parts of 3<1> - 3<1> Indirect Matrix Converter (lMC). 
However, there is another control strategy for IMC with simple commutations [5], [13]. 
3.3.1 VSI-SVM output voltage 
We consider the VSI part of the circuit, as a stand-alone VSI supplied by a dc voltage 
source, V =V de • The VSI switches can assume only six allowed combinations that yield pn 
non-zero output voltages and two combinations with zero output voltages. We can 
assume only seven discrete values, Vo-V 6, called voltage switching state vectors (SSVs). 
The VSI hexagon with six 60° segments within a period of the desired 3<1> output line 
voltage is shown in Fig . .3.4b and the correspondent duty cycles of the SSVs can be 
calculated. 
ib lm 1 12(b,e) O(a,a) or (b,b) or (e,e) VBC lm . V . VO(p,p,p) or (n,n,n) 2(p,p,n) 
11 (a,e) V1(p,n,n) 
ia VAB 
Ide Re 
14(e,a) VI 16(a,b) V6(p,n,p) 
li(p,n) Vi(A,B,C) 
ie IS(e,b) VCA VS(n,n,p) 
(a) VSR-SVM hexagon for rectification stage (b) VSI-SVM hexagon for inversion stage 
Figure 3.4 VSR-SVM and VSI-SVM hexagons 
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3.3.2 VSR-SVM input current 
Consider the VSR part of the circuit as a stand-alone VSR loaded by a dc CUITent 
generator i p== 1 de' Similar to VSI -SVM vectors, the corresponding VSR duty cycles can 
be calculated for the desired 3<1> input line CUITent. The VSR hexagon is shown in Fig. 
3.4a. 
3.4 Combined SVM technique for single drive two-stage DPEC 
This section presents the combination. of output-voltage and input-current SVM for 
3<1> - 3<1> IMC topology, as a two-stage DPEC. By utilization of 3<1> / 2<1> matrix 
converter power module, in the rectification stage of two-stage DPEC, rectifier acts as a 
CUITent Source Rectifier (CSR). The local-averaged output voltage of CSR-SVM and 
local-averaged input CUITent of the VSI-SVM are constant and it results in M==my 'me . 
For simplicity, it is convenient to choose me == 1 and M==my. Since both the VSI and 
CSR hexagon contain six sectors, there are 6*6=36 combinations or operating modes in 
one period and the combined duty cycles can be ca1culated [5]. 
3.5 Combined SVM technique for mu/ti-drive two-stage DPEC 
It is possible to connect several dc/ac conversion stages to the same dc-link [21]. Semi-
sinusoidalline CUITent and output voltage can be obtained, if the switching patterns of the 
inversion stages are synchronized with the rectification stage. The adjusted duty-cyc1es of 
the rectification stage are given by: 
(3.4) 
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Figure 3.5 Synthesis of duty-cycles and switching state for the "k" inversion stage 
where the modulation index of the rectificatiori stage is unity and in fact these are weight 
of dut y-cycles which directly drive the -rectification stage. Since the average voltage in 
the dc-Hnk is not constant anymore due to the cancellation of the zero-vector in the 
rectification stage, then 
V pn = dp,Vline-p + dv·Vline-v and mt = J2.V!7vPN (3.5) 
The inverter stage uses a double sided switching sequence as follows: 
0- Cl - B - B - Cl - 0, which is asymmetrical (Fig. 3.5), because each sicle shoulcl apply on 
the rectification sequence dut y-cycles, where: 
k k' (7r Ok ) da = mu· SIn - - B oui 
3 
k k' ( *k) dfJ = mu· sm Bout (3.6) 
Therefore, the dut y-cycles [22] for the switching sequences of any of the "k" inversion 
stages are found: 
d k d d k d k d d k d k d k - d k 1 = f.l" a' 2 = f.l" p+dv· p, 3 - v·da 






The total zero-vector duty-cycle consists of two parts. Then, for calculation of each part 
of zero vector duty-cycl~, which directly depends on dut y-cycle ·in rectification stage, it 
should be multiplied to the weights, which are dp , d v 
dp+dv dp+dv 
3.6 Analysis for VSI-SVM and CSR-SVM hexagons 
The VSI and CSR hexagons of SVM modulation are used for DPEC converter. The 
creation of these hexagons and division into 6 equal 60° segments are analyzed. The 
material presented in this section is original and based on the three phase input voltage 
analysis by the author. 
3.6.1 VSI-SVM output voltage hexagon for DPEC 
The inversion stage task in two-stage DPEC is to conne ct the inductive load directly to 
the dc-link. To produce a sinusoidal output voltage by the inversion stage, we should 
define a switching sequence for the 6 switches (lGBT) in the inversion stage that 
corresponds to positive sequence for the 3 voltage phases. 
As shown in Fig. 3.3, each output phase is connected to two IGBT's 80 that by switching 
the upper. IGBT in each phase, the inductive load will be connected to the positive 
voltage potential of the dc-link and in reverse, switching of the lower IGBT provides 
connection of the inductive load to the negative potential. ofdc-link. 
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Therefore by consideration of 3 phase output voltages in Fig. 3.6b, we note that the load 
is connected through eachphase to a defined positive, or negative voltage potential of the 
dc-link until the sign changes in one of the 3 phases. This will show 6 vectors as 6 
different switching states during one period of 3 sinusoidal output voltage phases. Then, 
it results 6 switching states so that the output voltage vector simultaneously is located 
between two different switching states as a sector of 60° segment that corresponds on 
VSI-SVM hexagon description. 
The 6 different switching states regarding of positive sequence of 3 output voltage phases 
are (A+,B-,C+), (A+,B-,C-), (A+,B+,C-), (A-,B+,C-), (A-,B+,C+), (A-,B-,C+) so that we 
assume the positive potential of the dc-link as p and the negative voltage as n. 
By definition VI (p,n,n)'V2(p,p,n), V 3(n,p,n)'V4(n,p,p), v5(n,n,p)'V6(p,n,p) where 
Vj(A,B,C) is an active vector and Vo(p,p,p),orVo(n,n,n)is a zero vector that can be 
obtained by connection of aIl three phases to one voltage potential side of the dc-link. 
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0,8 \ c /1 A 1\ B / ! ! /i 
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-0,4 c+! \,1,1 1 c- 1 / 1 C+ 1 \' l '  1 1 1 
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(a) CSR for input current (b)VSI for output voltage 
Figure 3.6 Description of SVM hexagons 
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3.6.2 CSR-SVM input current hexagon for DPEC 
The DPEC is a convenient solution to achieve integration and the development towards 
industrial application may be fast. The 3<1> / 2<1> MC power module, in the rectification 
stage, is constituted. of two upside and downside 3<1> /1<1> MC power modules [23] and it 
provides a dc CUITent to the dc-link. The upside 3<1> / 1<1> module supplies a positive dc 
CUITent to the positive potential of the dc-link and in contrast, a negative dc CUITent to the 
negative potential ofthe dc-link by the 3<1> / 1<1> downside module. 
Therefore two of the 3 input phase~ simultaneously should be connected to the dc-link 
through 3<1> / 1<1> power modules. By conduction of IGBTs in the upside module, the 
positive potential of one of the input voltage phase at that instant can be connected to the 
positive side of the dc-link and in contrast, the same for the negative link. Then, by 
proper combination of switching states cOITesponding to the "k" inversion stages and 
unique rectification stage, we can achieve sinusoidal input CUITent and output voltage 
vectors in two-stage DPEC. 
By consideration of 3 input phases in the rectification stage shown in Fig. 3.6a, we can 
define sorne proper switching states that adapt to the description of input CUITent CSR-
SVM hexagon. 
Between intersections of two input vectors during one period, it is seen that one input 
vector has positive value and other one is negative. Then 6 different intersection instants 
of input vectors can be referenced to define 6 different switching states and consequently 
6 sectors of 60° segment. Therefore the 6 intersection as (a,c), (b,c), (b,a), (c,a), (c,b) and 
(a,b) during an input voltage period can determine 6 switching states, which indicate that 
at each switching state, there are two input phases in positive and negative value 
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connected to the dc-link: Il (a,c),lz (b,c),h (b,a),I4 (c,a),/s(c,b),I6 (a,b) where Ii(p,n) 
is an active vector. 
3.7 Bidirectional switches commutation strategies 
The greatest advantage of using an overlap commutation strategy, Fig. 3.7c, for 
bidirectional switches, is to decrease harmonic levels caused by switching. A dead-time 
commutation, Fig. 3.7b, is necessary to eliminate the risk of shoot-through (short-circuit 
of the dc-link capacitors through an inverter leg) caused by non ideal commutation 
characteristics [19]. Figure 3.7a shows the basic circuit and the ideal command signaIs 
when the output line output is switched from one input line x to the other input line y, by 
operating two bidirectional switches Sx and Sy. The commutation technique depends on 
the type of bidirectional switches employed in the matrix converter hardware. In the case 
of ideal true four-quadrant switches, there are two types of commutation: 
1. CUITent sign four-step commutation strategy 
2. Voltage sign four-step commutation strategy 
VA Sx Dead time Overlap 1 O~f O~ ru --cr--o Zioad 
VB Sy lout o~ ~n ru-or 
a) b) c) 
Figure 3.7 Commutation strategy from input phase x to input phase y: (a) principle diagram; 
(b) dead-time commutation; (c) overlap commutation 
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3.7.1 Voltage sign four-step commutation strategy 
Because of advantage of the voltage sign four-step commutation strategy over the current 
sign commutation strategy, this commutation strategy is selected for simulation in this 
research. This specific bi-directional switch commutation technique provides safe and 
snubber-Iess operation of the converter. Detail of the four-step bi-directional switch 
commutations used for the rectification stage in this research is shown in Fig. 3.8. 
Sx(p )Sx(n )-Sy(p )Sy(n) 
VA < VB 111-00 1 VA > VB / ~ 
111-01 1 111-10 1 
t • t , 
110-01 1 1 01-10 1 




Figure 3.8 Four-step bi-direction al switch commutations controlled by the sign of the input line-to-
line voltage 
In this process, ON status is defined as 1 and OFF status as 0 for simulation so that there 
is always a correspondent current path by concept of commutation strategy. 
3.8 Conduction losses in two-stage DPEC 
For a matrix converter, the conduction path for each of the three load currents consists 
always ofan IGBT and a FRD connected in series (anti-paralleled IGBTs). Therefore, for 
a constant load current, the conduction los ses remain constant, which makes the modeling 
of the conduction los ses simple. The losses will vary both with load power factor and 
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with modulation index. This is because during a zero-vector, all load terminaIs are 
connected to the same polarity of the dc-link and the conduction path for the load CUITent 
consists only of a single power device, an IGBT or a diode, depending on the inversion 
stage switching state and on the sign of load current. Compared to the current path during 
an active vector, this causes lower conduction losses. The duration of the zero-vector is 
given mainly by the modulation index, which is influenced by the ratio between the 
output frequency and the rated load frequency and the type of voltage profile: linear, 
quadratic or other V 1Hz dependence. The displacement angle of the load dictates the 
percentage ofload current that flows through the diode or IGBT. 
3.9 Conclusion 
It is shown in this chapter a methodology that can be used to control two-stage DPEC for 
the purpose of harmonic reduction in input currents. The main idea of this methodology 
is derived from SVM control in matrix converters by expanding MC topology to two-
stage DPEC. Therefore by combination of dut y-cycles of these two-stage SVM, CSR-
SVM and VSI -SVM, we can achieve sin-input and sin-output waves. Aiso it has been 
noticed that for efficiency in harmonic reduction and producing semi-sinusoidal waves, 
specific control procedures should be followed for bi-directional IGBT switches 
commutations. 
So we can profit by use of this methodology and topology to start simulation and 
programming in order to realize the general goal ofthis thesis. 
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Chapter 4- Simulation of multi-drive two-stage DPEC 
using Matlab®, Simulink™, RT-Lab™ and Xilinx System 
Generator ™ Softwares 
Implementation of the methodology into real time requires to simulate and test the 
methodology and to optimize the control algorithms so that implementation on hardware 
can be realized by sorne proper programming language and platforms. For this purpose, 
introduction to sorne platforms used in this research for simulation of the control 
algorithm implemented to control a multi-drive two-stage DPEC follows. Using proper 
commands for the control algorithm to achieve the goal of this research is of prime 
importance. Simulation is done with Matlab® , Simulink™, RT_LAB™ , Xilinx System 
Generator™ and comparison of frequency spectrums for input line CUITent wave achieved 
by simulation platforms are shown. 
4.1 Introduction to Matlab® and Simulink™ 
Matlab is high-Ievel language and interactive environment that enables you to perform 
computationally intensive tasks for algorithm development, data visualization, data 
analysis and numeric computation. Matlab is a foundation for Simulink and aIl other The 
Mathworks Inc. products extended with add-on toolbox in Matlab environment. Simulink 
is a platform for multi-domain simulation and model-based design for dynamic systems 
with an interactive graphical environment and a set of block libraries. Simulink simulates 
the model with variable time step and fixed time step with different solvers. Fixed-point 
targets processors and Real-Time Workshop. SateFlow as an event-based modeling and a 
part of Simulink product family is used for simulation of the command algorithm and to 
31 
produce PWM pulses implemented on IGBTs of the two-stage DPEC: it is accurate and 
simple for implementation. 
4.2/ntroduction to RT-LAS™ 
RT-LAB™ is a distributed real-time platform [24] that facilitates the design process for 
engineering systems from Simulink dynamic models to real-time with hardware-in-the-
loop, in a very short time, at a low cost. Its scalability allows the developer to add 
computing power where and when needed. It is flexible enough to be applied to the most 
complex simulation and control problems, whether it is for real-time hardware-in-the-
loop applications or for speeding up model execution, control and test. 
RT-LAB is fully integrated with Matlab /Simulink and supports models from StateFlow 
and API environments such as LabVIEW. It provides a specialized blockset and tools for 
easy separation of the system model into subsystem models that can be executed on 
parallel target processors, standard PCs running either the QNX Real-Time operating 
system or RedHawk Linux. In this way, if you need to ron a model in real-time that can 
not be ron on a single processor, RT-LAB provides a means of sharing the load over 
several processors and integrates with Opal-RT's OP5000 (RT-LAB XSG) hardware 
interface devices for nanosecond precision timing and real-time performance. 
The XHP (eXtra High Performance) mode of RT-LAB allows very fast computation of 
the real-time model on the target system such as simulations for complex systems over 
distributed processors, with analog and digital 1/0, at cycle times below 10 micro seconds. 
You can dynamically select signaIs to trace, modify any model signal or parameter in 
real-time with RT-LAB's visualization and control panel. 
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4.3 Introduction to Xilinx System Generator™ (XSG™) 
The Xilinx System Generator™ (XSG™ ) for Digital Signal Processor (DSP) is a plug-in 
to Simulink that enables designers to develop high-performance DSP systems for Xilinx 
FPGAs. Designers can design and simulate a system using MATLAB, Simulink and 
Xilinx library ofbitlcycle-true models. 
Then, the tool automatically generates synthesizable Hardware Description Language 
(HDL) code mapped to Xilinx pre-optimized algorithms. This HDL design then can be 
synthesized for implementation in Virtex-II Pro Platform FPGAs and Spartan-IIE 
FPGAs. It provides automatic generation of a HDL testbench, which enables design 
verification upon implementation. 
4.4 Control algorithm for two-stage DPEC based on constant 
Volts/Hz 
This method is based on the assumption that the flux amplitude is constant in steady-state 
operation. The stator voltage vector for 00 K ==00 sis 
(4.1) 
from which the normalized stator vector magnitude can be calculated [19]. 
So that for constant stator flux linkages of If! s = litr' the applied voltage Us versus per 
unit stator frequency is shown in Fig. 4.1. Please note that for rs == 0 , the relationship 
between stator voltage magnitude and frequency is linear and (4.1) takes the form ~ == l , 
fs 







Figure 4.1 Characteristics of stator voltage versus stator frequency for constant stator flux 
The closed loop constant Volts/Hz control algorithm [5] is modified as shown in Fig. 4.2. 
By measuring the input line voltages and motor speeds simultaneously, the gate pulses 
can be produced in each control stages. More details about sorne control blocks are 



















Figure 4.2 Closed-loop constant VoltslHz control scheme implemented on two-stage DPEC 
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4.5 Simulation of mu/ti-drive two-stage DPEC using Simulink™ 
In this section, a summary overview on simulation of multi-drive DPEC with 3 induction 
motor loads (3HP, 220V, 60Hz, 1725rpm) and control algorithms using Simulink™ will 
be considered. The descriptions of simulation methods for two-stage DPEC are 
discussed. 
4.5.1 Simulation of the DPEC inversion stage 
As shown in Fig. 4.3, for inversion stage control simulation the measured speed of the 
load by tachometer, m, and speed command signal, 00*, enter into the speed controller 
block so that the outputs will be the stator voltage command signal, Volt*, stator 
frequency command signal, Freq*, and motor direction command signal, dir*, for control 
of the induction load. When a speed command signal is applied to the system, this change 
will gradually be implemented by using a ramp control block in the simulation and 
consequently the speed of the load will vary gradually towards the speed command 
amplitude. By using a proper PI controller, the difference between the speed command 
signal and measured speed signal will become approximately zero and also the overshoot 
of response can be controlled and minimized. 
In this control algorithm, the load speed is controlled by both the stator voltage and the 
stator frequency. Since the speed change occur in the load, both the Volt* and Freq* vary 
and are not stable. Then it should be defined a method to measure the expected 
simultaneous angle, a*, of stator voltage vector. 
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Figure 4.3 Simulation details of inversion stage used in Simulink™ 
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By producing the 3-phase sinusoïdal vectors III per unit correspondence on variable 
frequency as an expected simultaneous stator voltage vector with the same frequency, it 
will be possible to measure a* by a discrete 3-phase PLL block. Finally the modulation 
index, m*, for inversion stage can be calculated by measuring dc-link voltage 
simultaneously or by calculation from measuring input voltage in the rectification stage. 
V PN = dp-Vline-p + dv,Vline-v = O.86J2 Uline (4.2) 
The dir* is used for acceleration and deceleration of the load. In fact determining the 
sector of the vector is essential so that it allows us to define the correct switching status, 
ON or OFF, for the correspondence vector for each IGBT in the inversion stage. 
Combinations of two-stage duty-cycles just determine ON time of each switching state. 
An example is given by Table 4.1 when the voltage vector and CUITent vector are 
occUITing in sector I. The detail of combination sequence and the time required for each 
switching state are mentioned for further note. 
Table 4.1 Switching sequence ex ample for the voltage and the current vectors occurring in the first 
sector 
SSV Switching Output Line Input phase 
Switching states 
combination ON Voltage current 
Pair A B C Time VAS VBC VCA i. ib ic p n SA. SAb SAc SB. SSb SBc SCa SCb Sec 
lB-Vs a b a b a da~.Ts Vab -Vab 0 -iB iB 0 0 0 0 0 0 0 
Is-V1 a b a b b d~~.Ts Vab 0 -Vab iA -iA 0 0 0 0 0 0 0 
11-Vs a C a C c dpv.Ts Vac 0 -Vac iA 0 -iA 0 0 0 0 0 0 
11-V1 a C a c a dav.Ts Vac -Vac 0 -iB 0 iB 0 0 0 0 0 0 
lo-Vo a a a a a dO.Ts 0 0 0 0 0 0 0 0 0 0 0 0 
37 
A triangle wave is used to be compared with the switching times so that the carrier wave 
frequency defines the number ofsamplings ofvector status per sector. Then the switching 
sample period is equal to the total switching time per sample. 
StateFlow provides facilities and strong tools for design, especially those described with 
sequences and time, so it is used in this thesis to increase the accuracy of switching 
timing and control of the procedure anytime and anywhere during the simulation. 
Simulation of switching states of rectification stage, using StateFlow, is shown in Fig. 4.4 
so that it consists of six sections SI to S6, as representative of six sectors, and six states, 
STATE 1 to 6, which indicate the sequences and status of six IGBTs of rectification 
stage. 
The trigger keys between two states are based on calculation time, as ON Time switching 
(Table 4.1), when each switching state needs to be remained. So the switching state 
change occurs only when the concemed trigger time enters to the StateFlow package 
inside Simulink environment during the simulation. The switching states, in each sector, 
have been defined according to switching sequences for minimizing the switching 
interactions with each other and the grid, Fig. 4.9. 
In Fig. 4.6, two different dut y-cycles for zero state are shown to provide symmetrical 
sequence of PWM, so zero state used in StateFlow is implemented by two triggers, Tzl 
and Tz2. Each sector has its own switching states and when sector conditional signal 
enters to the SateFlow package, the sector change occurs by comparing the value of that 
signal with the sector number. The sector conditional signal cornes from status of three 
phases supply voltage to the converter. 
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Figure 4.4 Switching states, timing and status of each IGBT in the inversion stage using StateFlow 
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4.5.2 Simulation of the DPEC rectification stage 
As it was discussed inprevious chapters, first we need to identify the angle of the input 
voltage vector. For this purpose, the simulation of rectification stage is presented to detail 
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Figure 4.5 Simulation details of rectification stage used in Simulink™ 
The 3-phase input voltages after sampling enter into a low pass dis crete filter that has the 
same role as an AID converter. Please note that needs to be calculated in per unit or 
smaller values before entering to calculator or control unit. 
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Then, after calculating angle of input voltage vector, the vector sector and duty-cyc1es 
can be produced easily. The dc link voltage can be calculated in this section for the 
purpose of application in inversion stage control unit. 
StateFlow platform is used to make easy and accurate definition of switching status. 
Please note that in this stage, all IGBTs' switching status and sequences are defined with 
respect to voltage values and signs to minimize harmonics caused by switching 
interactions as discussed in chapter 3. 
4.6 Simulation of multi-drive two-stage DPEC using RT-LAS™ 
and simulation results for input line current and output voltage 
Simulation with Simulink™ platform is performed with variable step type and it is not 
possible to simulate it with fixed-step type because there are non-linear elements of 
SimPowerSystems (SPS) in the simulation. 
RT-LAB uses Simulink to define models that will be executed by the real time 
multiprocessing system and it defines its own simulation parameters through Simulink. 
ARTEMIS™ and RT-Events™ are compatible with the Real Time Workshop (RTW) and 
RT-LAB™ for real time applications. 
4.6.1 Introduction to ARTEMIS ™ 
ARTEMIS™, the Advanced Real-Time Electro Mechanical Simulator, is a modular 
simulation toolset [25], [27] that includes a performance-enhancing add-on product for 
SPS. Real-time computation, higher precision for linear circuits, better accuracy with 
non-linear elements and freedom from numerical oscillations are its features provided for 
SPS. 
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4.6.2 Introduction to RT -Events ™ 
RT -Events, the Real Time compensation of switching Events, is a Simulink toolbox for 
the fixed-time-step simulation of hybrid systems [26] involving dynamics and discrete 
events asynchronous with respect to simulation clock. 
The RTE algorithm is very good at handling difficult fixed-step simulation cases like 
multiple single time-step discontinuities encountered in the simulation of electric drives 
and power converters. 
4.6.3 Simulation of the DPEC using RT-lAB™, RT-Events™ and 
ARTEMIS™ 
The control algorithm used for this simulation is the same control algorithm defined 
before. Sorne Artemis and RT-Events blocks have been used in replacement of sorne 
Simulink blocks. 
To simulatè a model with RT_LAB™ and devote the model to sorne microprocessors 
(nodes) for increased calculation and simulation speed with real time workshop, it should 
build a .distributed model including sorne subsystems. 
Each model should have 3 subsystems at least including Console Subsystem (SC), Master 
Subsystem (SM) and Slave Subsystem (SS) which are connected by OpComm blocks, as 
shown in Fig. 4.6. 
ARTEMIS Guide block in its library permits. to implement strictly fixed time step 
simulations with SPS schematics using highly stable and accurate discrete methods. Slave 
ARTEMIS block acts the same as ARTEMIS Guide block but can be used for sorne 
specific Simulink subsystems. 
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Figure 4.6 Simulation model oftwo-stage DPEC used in RT_LAB™ 
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OpWriteFile block is used to save the simulation results in Matlab workspace and 
OpSimulationInfo block gives various information about the model mode and 
performance (timing, monitoring). 
Simulation has been done with fixed time step and ode4 (Runge-Kutta) solver with 2 
CPU Intel Xeon 501MHz, Opal-RT 1/0 Hardware OP511O-1, SW Firm Ware: SI7-0016-
PCI-20-4 for 3 induction motor loads (3HP, 220V, 60Hz, 1725rpm) with constant static 
torques. SimPowerSystems (SPS) compatible 3-leg time stamped bridge block is used as 
inverter for this simulation and the rectifier has been built by using 3-1evel IGBT time 
stamped bridge. 
In this simulation, the carrier frequency (Fc) of the triangle wave was assumed 3.6 kHz 
and the sample time (Ts) was assumed 5e-6s. The information fr<;>m one subsystem 
should enter to a separate OpComm block, then the command speeds (speed*) form 
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console subsystem (SC-console), the operator command entry and viewing console, 
enters to OpComml and the other necessary information for calculation in the control 
algorithm enters to OpComm2 from Master Subsystem (SM-PS) assigned to power 
system, such as each of the three motors actual instantaneous speeds, input three phase 
voltages and dc-link voltage. 
It is possible to calculate dc-link voltage by measuring the input three phase voltages and 
SPS toolset provides the blocks both to measure and to calculate it. For more accuracy of 
the simulation results, dc-link voltage has been measured directly in this thesis. 
Fig. 4.7 and 4.8 show input line CUITent and output voltage of DPEC simulated by RT-
LAB without input filter. The correspondent time is achieved by multiplying Ts and 
sampling number for each point. For example, for the sampling point 6e+4, the time is 
6e-2 s. 
This simulation is done without input harmonie filter in order to consider only the effect 
of this method implementation on grid CUITent harmonies. Please refer to Appendix A, for 
more figures about motor speed, torque and stator frequency. 
RT-LAB compiles the simulation model for building the defined subsystems for the 
microprocessor and provides the possibility for user to devote the built subsystem to an 
optional microprocessor or node. 
An R T -LAB compilation file and nodes transferring and execution files are mentioned in 
Appendix B, for further details. Obviously by increasing Fe, the sampling frequency of 
the input voltage per period, the harmonie content decreases. Please refer to Appendix A, 
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Figure 4.8 Output voltage of DPEC simulated by RT-LAB, Fc=3.6 kHz, Ts=5e-6 s 
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4.7 Simulation of multi-drive two-stage DPEC using XSG™ and 
simulation results for input line current and output voltage 
HDL codes can be generated by using the XSG™. In fact this part of my research is an 
initiative to further develop the previous researches to find a solution to implement this 
control algorithm in FPGAs. Building a simulation model, especially a SPS model, with 
XSG required a lot of simulation tests in part-to-part of the model to acknowledge the 
results. Then, using the proper blocks of XSG, programming withMatlab M-file, HDL 
programming with ModelSim® or using StateCAD can help to achieve the goal. 
4.7.1 Introduction to StateCAD 
StateCAD, as an accessory file of Xilinx ISE 7.li, is a graphical entry tool that allows 
engineers and hardware designers to express their ideas without the use of handwritten 
documentation such as astate diagram. As a tool for digital design, it includes 
StateBench, test bench generation and behavioural verification, optimization. It generates 
synthesizable HDL code in VHDL or Verilog directly from a diagram. 
@:'LSE 
U&s5 
Figure 4.9 State machine defined in StateCAD environment used for UDL code generation 
47 
A defined state machine used in StateCAD environment is shown in Fig. 4.9 with 
appropriate conditions on each transition vectors from one state to another state. This 
state machine functionality is similar to the StateFlow state machine. 
4.7.2 Simulation of DPEC with XSG ™ and Simulink ™ 
The whole simulation model of the control algorithm should be re-built with XSG library. 
Power system model and console model would be like the Simulink models because the 
goal is HDL code generation for the control algorithm. XSG provides the tools called 
Gateway In and Gateway Out for connecting the two environments. Black box in XSG 
library is used for importing VHDL program into XSG Simulink environment with 
interface of sorne M-files. Mcode block of XSG is also a tool for importing M-file into 
XSG Simulink environment. Fig. 4.10 shows XSG Simulink simulation model for 
rectification stage so that input voltage, after acquisition and passing through the Analog-
Digital Converter (CAD), enters the comparator block for determination ofvector sector. 
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Figure 4.10 XSG Simulink simulation model for control algorithm of rectification stage 
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block, a VHDL file generated by StateCAD and an interface M-file into the black box are 
used. Fig. 4.11 shows XSG Simulink simulation for inversion stage. The inputs and 
outputs are separated form Simulink environment by XSG gateway blocks. Two M-files 
and a VHDL file are available for this purpose in Appendix C. 
VHDL programming can be done in ModelSim environment and also it offers the 
possibility to test the program. In this research, StatCAD has been used for p~ogramming 
purposes to generate HDL codes. In fact StateCAD is similar to StateFlow so that it is 
used for hardware. 
In Fig. 4.12 and 4.13, the simulation results of input line CUITent and output voltage of the 
load for Fc=3.6 kHz and Ts=5e-6 s done by XSG and Simulink are shown. The 
simulation has been done without input harmonie filter for consideration of the method 
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Figure 4.12 Input line current of DPEC simulated by XSG without input fllter Fc=3.6 kHz,Ts=5e-6 s 
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Figure 4.13 Output voltage ofDPEC simulated by XSG, Fc=3.6 kHz, Ts=5e-6 s 
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4.8 Comparison of input line current FFT resulting from 
RT-LABT~ and XSG™ simulations 
Fig. 4.14 shows the Fast Fourier Transfonn (FFT) of the input line current wave (Fig. 
4.7), into the two-stage DPEC simulated by RT-LAB with carrier frequency, Fc=3.6 kHz, 
and sampling time, Ts=5e-6s. The amplitude of the fundamental hannonic at 60 Hz is 
more than 14 A. The maximum fundamental amplitude of the input line CUITent is about 
21 A in steady-state regime (Fig. 4.7), so its RMS at fundamental is about 21 
Al1.4=14.28 A, which verifies the current amplitude at fundamental in Fig. 4.14. The 
existence of the other noticeable hannonic, 5th hannonic at 300 Hz, results into a semi-
sinusoidal wave. The hannonic content of the input line CUITent simulated by XSG with 
Fc=3.6 kHz and Ts=5e-6 s, but at lower operation motor speed, is shown in Fig. 4.15. 
The maximum amplitude of input line current at fundamental (60 Hz) is about 32 A in 
steady-state (Fig. 4.12), which verifies the RMS offundamental hannonic (about 21.5 A). 
Then, it results into a semi-sinusoidal wave because the 5th and 7th hannonics have 
noticeable values in that FFT figure, about 6 A. 
The hannonic content of the output voltages, for both RT-LAB and XSG simulations 
with Fc=3.6 kHz and Ts=5e-6 s, are presented in Fig. 4.16 and 4.17. The fundamental 
hannonic frequencies of the output voltages are about 75 Hz with RT-LAB simulation 
and 25 Hz with XSG simulation. For further infonnation, please refer to Fig. A.4 
(Appendix A). The different harmonies amplitudes and output voltage frequeneies are not 
due to the simulation tools but to the use of different operation points: different motor 
speed reference signaIs. There is no special reason for this choice. Speed reference signal 
refers to the desired speed of the motor during steady-state as an option of operation. 
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Figure 4.15 FFT of input line current of DPEC simulated by XSG, Fc=3.6 kHz, Ts=5e-6 s. 
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Figure 4.17 FFT of output voltage of DPEC simulated by XSG, Fc=3.6 kHz, Ts=5e-6 s. 
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By comparison of above FFT results simulated by RT -LAB and XSG, it appears that 
hannonic frequency contents are approximately similar. 
A 100 se comparison of FFT of input CUITent obtained by XSG and R T -LAB simulations 
with FFT of input CUITent in article [5] was perfonned. In [5], the algorithms were 
implemented on a dual microprocessor (32 bit DSP (2106), 16 bit microcontroller 
(80CI67)) and two programmable logic devices (XC95108). For quite similar operating 
conditions, there are more hannonic frequencies up to 900 Hz in [5] than in the 
simulation result of XSG shown in figure 4.15. It appears that, due to bit stream channels 
of PWM by XSG simulation, the FFT result of input line CUITent is improved. 
4.9 Conclusion 
This chapter describes an important part of the research, namely the simulation of the 
hardware by Simulink, RT-LAB and XSG software. For the purpose ofunderstanding the 
result of control algorithm implementation in hardware, it was simulated by RT-LAB in 
real time workshop so that all parts of the simulation model, including power system, 
control part of rectification stage and inversion stage, have been built separately by C 
code in Opal-RT multiprocessors as hardware implementation. 
Simulation with XSG has been experimented because of its essential importance for HDL 
code generation. XSG blocks definitions are in binary, so it is required to test part-to-part 
of the XSG control algorithm for making sure every part of the algorithm responds 
cOITectly. Implementation of module (control algorithm) in FPGA device, results in a 
good hannonic reduction of input line CUITent. 
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Chapter 5- Generation of VHDL codes for the purpose of 
implementation in FPGAs and code synthesis 
In this chapter we describe how to generate VHDL codes, how to synthesize the codes, 
the code optimization method and the optimized selection of FPGA. A brief introduction 
to FPGAs and VHDL are also presented. 
5. 1 Introduction to FPGAs 
FPGA (Field Programmable Gate Array) is a general purpose integrated circuit [28]-[29] 
that is "programmed" by the designer rather than the device manufacturer. A FPGA is 
programmed by downloading a configuration program called a bi/stream into static on-
chip random access memory. Much like the object code for a microprocessor, this 
bitstream is the product of compilation tools that translate the high level abstractions 
produced by a designer into something equivalent. XSG (Xilinx System Generator) 
pioneered the idea of compiling an FPGA program from a high level Simulink model. A 
FPGA provides the user with a two-dimensional array of configurable resources 
(memories, registers, multipliers, lookup tables, buffers, multiplexers, digital c10ck 
managers) that can implement a wide range of arithmetic and logic functions. Xilinx 
FPGA contains sophisticated IIO mechanisms that can handle a wide range of bandwidth 
and voltage requirements. 
5.2 Introduction to VHDL language 
VHDL means VHSIC (Very High Speed Integrate Circuit) Hardware Description 
Language. VHDL defines a hardware description language which can be used for 
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simulation of digital hardware. VHDL allows us to simulate hardware before realisation. 
VHDL can be used for simulation by black box. In fact black box provides a way to 
import VHDL into System Generator designs for assembling a design, simulating and 
generating hardware. HDL Co-Simulation simulates black box by automatically 
launching an HDL simulator, generating additional HDL as needed, compiling HDL, 
scheduling simulation events and handling the exchange of the data between the Simulink 
and the HDL simulator. VHDL program can be tested and verified by ModelSim. 
5.3 VHDL code generation method 
The Xilinx basic elements library inc1udes the standard building blocks for digital design. 
The System Generator, Figure 5.1, is a special Xilinx block that invokes the tool's code 
generation software. By placing System Generator on your Simulink project sheet, you 
can generate VHDL and Xilinx LogiCOREs for aIl the Xilinx blocks on that sheet. The 
System Generator block parameter allows you to tailor your Simulink simulation and 
code generation. Henceforth HDL Co-Simulation has been used for black box model 
simulation. 
Figure 5.1 System generator block 
56 
Figure 5.2 System generator block parameters dialog box 
Xilinx product families currently include Virtex, Virtex2, Spartan2 and VirtexE. The 
System Clock Period, as yOUf desired clock period in nanosecond, will be passed to 
Xilinx software tool and will be used as global PERIOD constraint. 
When the Create Testbench box is checked, a VHDL testbench wrapper file and data 
vector are created for yOUf design. The wrapper file is named to match the top level 
VHDL file generated for yOUf project. By clicking Generate button in the dialog box, 
Figure 5.2, VHDL file will be produced. 
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5.4 Synthesis of generated VHDL codes for an appropriately 
selected FPGA by Leonardo Spectrum L3 software 
The VHDL code files are generated for both rectification and inversion algorithms and 
analyzed by Leonardo Spectrum L3 software, which analyzes VHDL pro gram application 
into a FPGA. Because these files are so large, they are not included in this thesis. The 
VHDL codes of an inversion stage can be used for all other inversion stages in the multi-
drive system because control algorithm for all inversion stage is similar. First we have 
chosen 2v40fg2S6 FPGA device for this synthesis. The Leonardo Spectrum L3 software 
checks the code resources volume with the capacity of the selected FPGA device. The 
result is shown in Table 5.1. This FPGA is rejected because the device utilization was 
more than 100% for sorne resources. 
Table 5.1 Synthesis of inversion stage VHDL codes for 2v40fg256 device by Leonardo Spectrum 
*********************************************** 
Device Utilization for 2V40fg256 
*********************************************** 
Resource Used Avail Utilization 
lOs 70 88 79.55% 
Global Buffers 1 16 6.25% 
Function Generators 2861 512 558.79% 
CLB Slices 1431 256 558.98% 
Dffs or Latches 1519 776 195.75% 
Block RAMs 0 4 0.00% 
Block Multipliers 9 4 225.00% 
Block Multiplier Dffs 252 144 175.00% 
-----------------------------------------------
This design does not fit in the device specified! 
Leonardo Spectrurn software has the ability to rnake an optirnized FPGA selection for the 
codes during the synthesis. For the reason that synthesis result for 2v40fg2S6 FPGA 
device has not been approved, the VHDL codes of inversion stage has been re-
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synthesized for 2V250fg256 FPGA device as an optimal selection of the software. The 
synthesis result was accepted as shown in Table 5.2. 
Table 5.2 Synthesis of inversion stage VHDL codes for 2v250fg256 device by Leonardo Spectrum 
*********************************************** 
Deviee Utilization for 2V250fg256 
*********************************************** 
Resource Used Avail Utilization 
-----------------------------------------------
ras 70 172 40.70% 
Global Buffers 1 16 6.25% 
Function Generators 2861 3072 93.13% 
CLB Slices 1431 1536 93.16% 
Dffs or Latches 1519 3588 42.34% 
Block RAMs 0 24 0.00% 
Block Multipliers 9 24 37.50% 
Block Multiplier Dffs 252 864 29.17% 
Clock Frequency Report 
Clock : Frequency 
clk 1 : 18.1 MHz 
For synthesis of the rectification stage VHDL codes, we select 2v80fg256 FPGA. The 
approved result of the synthesis for device utilization is shown in Table 5.3. As we 
actually have chosen IOns as System Clock Period in System Generator block parameter 
dialog box, Tables 5.2 and 5.3 show that the c10ck frequencies of s)rnthesis (18.1, 69.6 
MHz) are less than the c10ck frequency of the generated codes, 100 MHz and also larger 
than sampling and carrier frequency (1 MHz, 3.6 KHz), which validates the synthesis 
result. The synthesis detail for VHDL codes of two-stage are mentioned in Appendix D 
andE. 
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Table 5.3 Synthesis of rectification stage VHDL codes for 2v80fg256 device by Leonardo Spectrum 
5.5 Conclusion 
*********************************************** 
Deviee Utilization for 2V80fg256 
*********************************************** 
Resource Used Avail Utilization 
lOs 104 
Global Buffers 1 
Function Generators 657 
CLB Slices 329 
Dffs or Latches 110 
Block RAMs 0 
Block Multipliers 0 
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ln this chapter, we described how to generate the VHDL codes from an existing XSG 
model and how to synthesize these codes by special software, Leonardo Spectrum L3. It 
is shown also how to conc1ude from a synthesis that the selected FPGA is appropriate for 
that code implementation or not. 
The synthesis of VHDL generated codes presented for both two stages, the rectification 
and the inversion stages, and optimal FPGAs have been chosen by software indicated in 
the Tables 5.2 and 5.3. Then, liability of the codes (modulation) for implementation in 
FPGAs is validated. 
For more development in future code utilization in FPGA in order to gain more optimal 
codes and more optimal FPGAs, as the purpose of engineering design, 1 have described a 
procedure in a section às my proposition. 
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Chapter 6- Conclusion 
This research evaluates a method of modulation, which reduces harmonics of input 
CUITent (semi sinusoidal) in a multi-motor system with 3 AC induction motors and a 3-
phase supply voltage. Implementation of the combined SVM methodology on the 
optimized topology of converter, two-stage DPEC, has provided an effective solution for 
this research and eamed sorne advantages as following: 
1. Minimum low frequency harmonic content in the input CUITent of the converter 
from the grid because of semi-sinusoidal wave of input cUITent, resulting in the 
reduction ofharmonic pollution in the grid; 
2. Semi-sinusoidal wave of output voltage implemented on the induction motor 
stator, which means minimum harmonic content in output voltage and henceforth 
the increase of motor insulation life time and accuracy of its operation; 
3. Eligibility to control each motor independently and accurately in a multi-drive 
system; 
4. Because of high speed of FPGAs in acquisition, calculation of complex 
mathematical equations and generating the control command pulses towards the 
IGBT gates of the converter, it reduces harmonic frequency contents in input 
current and output voltage due to asynchronous or delayed gate triggering with 
sorne other means for implementation; 
5. Unit y voltage transfer ratio from input to output, less sensibility to grid voltage 
instability and variation, less power loss in the two-stage DPEC in comparison 
with matrix converter; 
6. Cheaper manufacturing, lighter and more compact than matrix converter. 
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Simulation of this modulation was realized by Simulink, RT -LAB and XSG and the FFT 
of input CUITent resulting from RT-LAB and XSG simulations were compared with the 
input CUITent FFT result of [5], which allowed concluding a good improvement by XSG 
simulation and eventually by FPGAs implementation. The experiences of this research 
include evaluation of a method of modulation, creation of a PWM channel, control of 
sorne motor parameters such as torque, speed, cUITent, voltage, stator/rotor frequency, 
measurement of FFT of input CUITent and output voltage. 
My important conclusion of this research is the validation of implementation of a control 
algorithm (used for power converter module) in the FPGAs through XSG, which provides 
the tools for modeling, simulation and code generation, especially for those which have 
complex part of computation and can produce the binary PWM channel such as control 
applications in power electronics. 
My conclusion and proposition for future development is optimization of the codes 
before implementation in FPGAs. Optimization is one of the most important goals in 
engineering design it allows to achieve cost-effective and compact design size. By 
knowledge of VHDL programming, we can optimize VHDL generated codes because if 
we look at the generated codes, each part of the VHDL code is devoted to a specifie 
block of XSG model and all codes are related hierarchically so that we can eliminate 
most common parts of the codes and make an optimized and unique code. 
More optimization of the code also is performed automatically by Leonardo during the 
synthesis procedure. It should be noted that an optimization needs to be performed 
carefully and verification is necessary after optimization. 1 propose to import· an optimal 
VHDL code through an interface M-file into the System Generator environment and 
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make the command by this new block to the power system, then companng two 
simulation results before and after optimization. If they are similar, optimal codes are 
acceptable. 
The hardware optimal selection can be done by synthesis of codes and maximum capacity 
utilization of different FPGA devices. Then, the most appropriate FPGA that fulfills the 
requirements such as c10ck frequency and maximum device capacity utilization (lOs, 
Global Buffers, RAM, CLB Slices, Function Generator, Multipliers, Latches), less than 
and c10ser to 100%, can be chosen as an optimal FPGA. 
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Appendix B - RT-LAB Compilation 
-------------------- Starting compilation --------------------
Start at : Saturday, November 11,2006,23:46:11 
The current RT-LAB version is: v8.0.3 
The current model is: C:\Travail\OMID2006\recherches21_modified1.mdl 
The current host platform is: NT/2000/XP 
The current target platform is: QNX 6.x 
WARNING: Python interpreter is not found on the command station. 
WARNING: Diagnostic, report generation and user script calls will be disabled. 
Preparing original model for code separation and generation ... 
The current Matlab version is: v7.0.1 
Diagnostics: 
Reported by: RT -LAB 
Source : recherches21_modified1 
SimPowerSystems processing network #1 of recherches21_modified1 ... 
Computing state-space representation of linear electrical circuit ... (10 states; 26 inputs; 50 
outputs) 
Computing discrete-time domain model of linear part of network (Ts=5e-006) ... 
Computing steady-state values of currents and voltages ... 
Building the Simulink model inside "SM_PS/RedresseurNoltage Measurement" block ... 
Ready. 
ARTEMIS executing for sensor named recherches21_modified1/SM_PS/RedresseurNoltage 
Measurement 
ARTEMIS discretisation made with 5 us sampling time 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFiie group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFiie group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
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Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFiie group 26: static filename. The block writes. 
Registering OpWriteFiie group 26: static filename. The block writes. 
Registering OpWriteFile group 26: static filename. The block writes. 
Registering OpWriteFiie group 26: static filename. The block writes. 
Separating RT-LAB subsystem 'SC_console' ... 
Separating RT-LAB subsystem 'SM_PS' ... 
Separating RT-LAB subsystem 'SS_control' ... 
Model preparation and separation duration : 00h:03m:07s 
------------------- Completed successfully --------------------
-------------------- Generating C code --------------------
Using System Target File (TLC file) : rtlab.tlc ... 
Using Template Makefile (TMF file) : rtlab.tmf... 
-------------------- Generating recherches21_modifie_1_sm_ps C code --------------------
Calling RTW Make Command make_rtw ... 
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### Starting Real-Time Workshop build procedure for model: recherches21_modifie_1_sm_ps 
Note: An obsolete rtwjnfo_hook file "rtlab_rtwjnfo_hook" is found. Information in this file is not 
used in this code generation. 
### Generating code into build directory: 
C:\Travail\OMID2006\recherches21_modifie_1_sm_ps_rtlab 
SimPowerSystems processing network #1 of recherches21_modifie_1_sm_ps ... 
Computing state-space representation of linear electrical circuit ... (10 states; 26 inputs; 50 
outputs) 
Computing discrete-time domain model of linear part of network (Ts=5e-006) ... 
Computing steady-state values of currents and voltages ... 
Building the Simulink model inside "SM_PS/Onduleur1Noltage Measurement" block ... 
Ready. 
ARTEMIS executing for sensor named 
recherches21_mod ifie _1_sm _ps/SM _PS/Ond uleur1 Noltage Measurement 
ARTEMIS discretisation made with 5 us sampling time 






-OC:\ T ravail\OM 1 D2006\recherches21_mod ifie _1_ sm _ps _rtlab 
-aReleaseVersion=14.1 
-IC:\OPAL-RnRT-LAB8.0.3\Simulink\rtw\c\common 
-Ic:\matlab 701 \toolbox\physmod\powersys\powersys _artemis_ 4.0a 1 \tlc _ c 
-IC:\Travail\OMID2006\recherches21_modifie_1_sm_ps_rtlab\tlc 
. -lc:\matlab701 \rtw\c\tlc\mw 
-lc:\matlab701\rtw\c\tlc\lib 
-Ic:\matlab 701 \rtw\c\tlc\blocks 
-Ic:\matlab 701 \rtw\c\tlc\fixpt 
-Ic:\matlab 701 \stateflow\c\tlc 

















-al ncHierarchyl n Ids=O 
-aMaxRTWldLen=31 
-aShowEliminatedStatements=O 











### Loading TLC function libraries 
### Initial pass through model to cache user defined code 
### Caching model source code 
### Writing header file recherches21_modifie_1_sm_ps_types.h 
### Writing header file recherches21_modifie_1_sm_ps.h 
### Writing source file recherches21_modifie_1_sm_ps.c 
### Writing header file recherches21_modifie_1_sm_ps_private.h 
### Writing source file recherches21_modifie_1_sm_ps_data.c 
### Writing header file rt_sfcn_helper.h 
### Writing source file rt_sfcn_helper.c 
### Writing header file rt_nonfinite.h 
### Writing source file rt_nonfinite.c 
### TLC code generation complete. 
### Creating model mapping file recherches21_modifie_1_sm_ps.map using map_r14.tlc 
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....................................................... ### Creating praject marker file: rtw_praj.tmw 
### Creating recherches21_modifie_1_sm_ps.mk fram C:\OPAL-RnRT-
LAB8.0.3\Simulink\rtw\c\common\rtlab.tmf 
### Wrapping unrecognized make command (angle brackets added) 
### <make> 
### in default batch file 
### Successful completion of Real-Time Workshop build procedure for mOdel: 
recherches21_modifie_1_sm_ps' 
recherches21_modifie_1_sm_ps : Generating C code duration : 00h:01 m:59s 
-------------------- Completed successfully --------------------
-------------------- Generating recherches21_ modifie_3_ss_control C code --------------------
Calling RTW Make Command make_rtw ... 
### Starting Real-Tim~ Workshop build procedure for model: 
recherches21_modifie_3_ss_control 
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Note: An obsolete rtwjnfo_hook file "rtlab_rtwjnfo_hook" is found. Information in this file is not 
used in this code generation. 
### Generating code into build directory: 
C:\Travail\OMID2006\recherches21_modifie_3_ss_controLrtlab 
Stateflow parsing for model"recherches21_modifie_3_ss_control" ... Done 
Stateflow code generation for model"recherches21_modifie_3_ss_control" ....... Done 









-Ic:\matlab 701 \toolbox\simulin k\blocks\tlc_ c 
-Ic:\matlab 701 \toolbox\physmod\powersys\powersys _artemis _ 4.0a 1 \tlc _ c 
-IC:\Travail\OMID2006\recherches21_modifie_3_ss_controLrtlab\tlc 
-Ic:\matlab 701 \rtw\c\tlc\mw 
-lc:\matlab701\rtw\c\tlc\lib 
-Ic:\matlab 701 \rtw\c\tlc\blocks 
-Ic:\matlab 701 \rtw\c\tlc\fixpt 
-Ic:\matlab 701 \stateflow\c\tlc 































### Loading TLC function libraries 
### Initial pass through model to cache user defined code 
### Caching model source code 
### Writing header file recherches21_modifie_3_ss_controUypes.h 
### Writing header file recherches21_modifie_3_ss_control.h 
### Writing header file recherches21_modifie_3_ss_controLprivate.h 
### Writing source file recherches21_modifie_3_ss_control.c 
### Writing source file recherches21_modifie_3_ss_controLdata.c 
### Writing header file rCsfcn_h~lper.h 
### Writing source file rt_sfcn_helper.c 
### Writing header file rt_nonfinite.h 
### Writing source file rt_nonfinite.c 
### TLC code generation complete. 
### Creating model mapping file recherches21_modifie_3_ss_control.map using map_r14.tlc 
........ ### Creating project marker file: rtw-proj.tmw 
### Creating recherches21_modifie_3_ss_control.mk from C:\OPAL-RnRT-
LAB8.0.3\Simulink\rtw\c\common\rtl.ab.tmf 
### Wrapping unrecognized make command (angle brackets added) 
### <make> 
### in default batch file 
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### Successful completion of Real-Time Workshop build procedure for model: 
recherches21_mod ifie _3_ ss _control 
recherches21_modifie_3_ss_control : Generating C code duration : 00h:03m:53s 
-------------------- Completed successfully --------------------
-------------------- Creating the parameter database --------------------
Parameter(s) with more than 20 values will be disabled. 
Use PARAM_VECTOR_SIZE_LlMIT environment variable to modify this limit. 
-------------------- Parameter database created successfully --------------------
-------------------- Creating the signais database --------------------
Signal(s) with more than 20 values will be disabled. 
Use SIGNALS_ VECTOR_SIZE_LlMIT environment variable to modify this limit. 
-------------------- Signal database created successfully --------------------
-------------------- Transferring the generated C code --------------------
Connecting to 192.168.0.8 ... OK. 
Setting remote directory to 




m_ps.c in ascii mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SM_PS\OpNTOtarget\recherches21_modifie_1_s 
m_ps_data.c in ascii mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SM_PS\OpNTOtarget\recherches21_modifie_1_s 
m_ps.h in ascii mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SM_PS\OpNTOtarget\recherches21_modifie_1_s 
m_ps_private.h in ascii mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SM_PS\OpNTOtarget\recherches21_modifie_1_s 
m_ps_types.h in ascii mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SM_PS\OpNTOtarget\recherches21_modifie_1_s 
m_ps.mk in ascii mode ... OK. 
Transferring C:\Travail\OMID2006\recherches21_modified1_SM_PS\OpNTOtarget\rt_nonfinite.c 
in ascii mode ... OK. 
Transferring C:\Travail\OMID2006\recherches21_modified1_SM_PS\OpNTOtarget\rt_nonfinite.h 
in ascii mode ... OK. 
Transferring C:\Travail\OMID2006\recherc.hes21_modified1_SM_PS\OpNTOtarget\rtwtypes.h in 
ascii mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SM_PS\OpNTOtarget\rt_sfcn_helper.c in ascii 
mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SM_PS\OpNTOtarget\rt_sfcn_helper.hin ascii 
mode ... OK. 
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Transferring C:\OPAL-RnRT-LAB8.0.3\Simulink\rtw\c\common\qnxnto.opt in ascii mode ... OK .. 
Transferring C:\OPAL-RnRT-LAB8.0.3\Simulink\rtw\c\common\posix.rules in ascii mode ... OK. 
Setting remote directory to 
Ihome/cpeepc141c1travail/omid2006/recherches21_modified 1_55_ control/ ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SS_control\0pNTOtarget\recherches21_modifie_ 
3_ss_control.c in ascii mode ... OK. 
Transferring 
C:\ Travail\OM ID2006\recherches21_mod ified 1_ SS _ control\OpNTOtarget\recherches21_ modifie_ 
3_ss_controLdata.c in ascii mode ... OK. 
T ransferri ng 
C:\ Travail\OMI D2006\recherches21_modified 1_ SS _ control\OpNTOtarget\recherches21_ modifie_ 
3_ss_control.h in ascii mode ... OK. 
Transferring 
C:\ Travail\OM 1 D2006\recherches21_modified 1_ SS _ control\OpNTOtarget\recherches21_modifie_ 
3_ss_controLprivate.h in ascii mode ... OK. 
Transferring 
C:\ Travail\OM ID2006\recherches21_modified 1_ SS _ control\OpNTOtarget\recherches21_modifie_ 
3_ss_controUypes.h in ascii mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SS_control\OpNTOtarget\recherches21_modifie_ 
3_ss_control.mk in ascii mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SS_control\0pNTOtarget\rt_nonfinite.c in ascii 
mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SS_control\0pNTOtarget\rt_nonfinite.h in ascii 
mode ... OK. 
Transferring C:\ T ravail\OM 1 D2006\recherches21_ mod ified 1_ SS _ control\OpNTOtarget\rtwtypes.h 
in ascii mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SS_control\OpNTOtarget\rt_sfcn_helper.c in ascii 
mode ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SS_control\0pNTOtarget\rt_sfcn_helper.h in ascii 
mode ... OK. 
Transferring C:\OPAL-RnRT-LAB8.0.3\Simulink\rtw\c\common\qnxnto.opt in ascii mode ... OK. 
Transferring C:\OPAL-RnRT-LAB8.0.3\Simulink\rtw\c\common\posix.rules in ascii mode ... OK. 
File transfer duration : 00h:00m:06s 
-------------------- Completed successfully --------------------
-------------------- Building the generated C code --------------------
-------------------- Bu ild i ng recherches21_ mod ifie _ 1_ sm _ps --------------------
rm -f recherches21_modifie_1_sm_ps 
gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
DMODEL=recherches21_modifie_1_sm_ps -DRT -DNUMST=2 -DTID01 EQ=1 -DNCSTATES=6 -
DMULTITASKING=O -D_SIMULINK -DRTLAB -DOP _MATLABR14 -DUNIX -1. -
I/usr/matlab/v7 .0.1/simulink/include -l/usr/matlab/v7 .0.1 lextern/include -
l/usr/matlab/v7 .0.1 Irtw/c/src -l/usr/matlab/v7 .0.1 Irtw/c/libsrc -l/usr/opalrtlv8.0.3/common/inciude-
I/u srI opalrtlv8. 0 .31 com mon/i ncl ude _ target -l/usrl opalrtlv8. O. 3/RT -LAB/i ncl ude -l/usr/opalrtlrt-
events/v2.4/rte_r14/include/dummy -I/usr/opalrt/rt-
events/v2 .4/rte _r14/i nCiude/rte _ tsb21eveL sfen_rtw -I/usr/opal rtlrt -events/v2 .4/rte _r14/i nel ude -
l/usr/opalrtlrt-events/v2.4/rte _r14/include/rte _ tsb31eveL sfcn_rtw 
recherches21_modifie_1_sm_ps.c 
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recherches21_modifie_1_sm_ps.c: ln function 'recherches21_modifie_1_f: 
recherches21_modifie_1_sm_ps.c:1164: warning: type mismatch in implicit declaration for built-in 
function 'sin' 
recherches21_modifie_1_sm_ps.c:1170: warning: type mismatch in implicit declaration for built-in 
function 'cos' 
recherches21_modifie_1_sm_ps.c: ln function 'MdIOutputs': 
recherches21_modifie_1_sm_ps.c:3136: warning: type mismatch in implicit declaration for built-in 
function 'sqrt' 
gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
OMOOEL=recherches21_modifie_1_sm_ps -ORT -ONUMST=2 -OT1001 EQ=1 -ONCSTATES=6-
OMULTITASKING=O -O_SIMULINK -ORTLAB -OOP ...;.MATLABR14 -OUNIX -1. -
lIusr/matiab/v7.0.1/simulink/inciude -1/usr/matlab/v7.0.1/extern/include -
lIusr/matiab/v7.0.1/rtw/c/src -llusr/matlab/v7.0.1/rtw/c/libsrc -1/usr/opalrtlv8.0.3/common/include -





gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
OMOOEL=recherches21_modifie_1_sm_ps -ORT -ONUMST=2 -OT1001 EQ=1 -ONCSTATES=6-
OMULTITASKING=O -O_SIMULINK -ORTLAB -OOP _MATLABR14 -OUNIX -1.-
l/usr/matlab/v7'.0.1/simulink/include -1/usr/matlab/v7 .0.1 /extern/include -
l/usr/matlab/v7.0.1/rtw/c/src -llusr/matlab/v7.0.1 /rtw/c/libsrc -llusr/opalrtlv8.0.3/common/include -
l/usr/opalrtlv8.0.3/common/include_target -1/usr/opalrtlv8.0.3/RT -LAB/include -I/usr/opalrtlrt-
events/v2.4/rte _r14/include/dummy -I/usr/opalrtlrt-
events/v2.4/rte _r14/include/rte _ tsb21eveL sfcn _rtw -llusr/opalrtlrt -events/v2.4/rte _r14/include -
lIusr/opalrtlrt-events/v2.4/rte_r14/include/rte_tsb3Ievel_sfcn_rtw rt_sfcn_helper.c 
gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
OMOOEL=recherches21_modifie_1_sm_ps -ORT -ONUMST=2 -OT1001 EQ=1 -ONCSTATES=6-
OMULTITASKING=O -O_SIMULINK -ORTLAB -OOP _MATLABR14 -OUNIX -1.-
lIusr/matlab/v7.0.1/simulink/include -llusr/matlab/v7.0.1/extern/inciude -
lIusr/matlab/v7.0.1/rtw/c/src -llusr/matlab/v7.0.1/rtw/cllibsrc -llusr/opalrtlv8.0.3/common/inciude -
lIusr/opalrtlv8.0.3/common/include_target -llusr/opalrtlv8.0.3/RT -LAB/include -llusr/opalrtlrt-
events/v2.4/rte _r14/include/dummy -llusr/opairt/rt-
events/v2.4/rte _r14/include/rte _ tsb2leveLsfcn_rtw -llusr/opalrtlrt-events/v2.4/rte _r14/include -
lIusr/opalrtlrt-events/v2.4/rte _r14/include/rte _ tsb3level_ sfcn _rtw /usr/opalrtlv8.0 .3/RT-
LABllib/modeLmain.c 
gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
OMOOEL=recherches21_modifie_1_sm_ps -ORT -ONUMST=2 -OT1001 EQ=1 -ONCSTATES=6-
OMULTITASKING=O -0 SIMULINK -ORTLAB -OOP MATLABR14 -OUNIX -1. -
lIusr/matlab/v7.0.1/simulink/include -lIusr/matlab/v7.D.1/extern/include -
lIusr/matlab/v7.0.1/rtw/c/src -llusr/matlab/v7.0.1/rtw/c/libsrc -llusr/opalrtlv8.0.3/common/include -




/usr/matlab/v7 .0.1 /rtw/c/src/rt_sim.c 
gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
OMOOEL=recherches21_modifie_1_sm_ps -ORT -ONUMST=2 -OT1001 EQ=1 -ONCSTATES=6 -
OMUL TITASKING=O -O_SIMULINK -ORTLAB -OOP _MATLABR14 -OUNIX -1. -
lIusr/matlab/v7 .0.1 /simulink/include -llusr/matiab/v7 .0.1 /extern/include -
80 
lIusr/matlab/v7.0.1/rtw/c/src -llusr/matlab/v7.0.1/rtw/c/libsrc -llusr/opalrtlv8.0.3/common/inciude -
lIusr/opalrtlv8.0.3/common/include_target -llusr/opalrtlv8.0.3/RT -LAB/include -llusr/opairt/rt-
events/v2A/rte_r14/inciude/du mmy -llusr/opalrtlrt-
events/v2 A/rte _r14/include/rte _ tsb21eveL sfcn _rtw -llusr/opalrtlrt-events/v2 A/rte _r14/include -
lIusr/opalrtlrt-events/v2A/rte_r14/inciude/rte_tsb3IeveLsfcn_rtw 
/usr/matlab/v7 .0.1 /rtw/c/src/rtwlog.c 
gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
DMODEL=recherches21_modifie_1_sm_ps -DRT -DNUMST=2 -DTID01 EQ=1 -DNCSTATES=6-
DMULTITASKING=O -D_SIMULINK -DRTLAB -DOP _MATLABR14 -DUNIX -1.-
lIusr/matlab/v7.0.1/simulinklinclude -llusr/matlab/v7.0.1/extern/include -
lIusr/matlab/v7.0.1/rtw/c/src -llusr/matlab/v7.0.1/rtw/c/libsrc -llusr/opalrtlv8.0.3/common/inciude -
lIusr/opalrtlv8.0.3/common/include_target -llusr/opalrtlv8.0.3/RT-LAB/include -llusr/opalrtlrt-
eve nts/v2 A/rte _r14/include/dummy -llusr/opalrtlrt-
events/v2.4/rte _r14/include/rte _tsb2leveLsfcn _rtw -llusr/o pal rtlrt-events/v2 A/rte _r14/include -
lIusr/opalrtlrt -events/v2 A/rte _r14/i nclude/rte _ tsb31eveL sfcn_rtw rt_ nonfin ite. c 
gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
DMODEL=recherches21_modifie_1_sm_ps -DRT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=6-
DMULTITASKING=O -D_SIMULINK -DRTLAB -DOP _MATLABR14 -DUNIX -1.-
lIusr/matlab/v7.0.1/simulinklinciude -llusr/matlab/v7.0.1/extern/include -
lIusr/matlab/v7.0.1/rtw/c/src -llusr/matlab/v7.0.1/rtw/c/libsrc -llusr/opalrt/v8.0.3/common/include -
lIusr/opalrtlv8.0.3/common/include_target -llusr/opalrtlv8.0.3/RT-LAB/include -llusr/opalrtlrt-
events/v2A/rte_r14/inciude/dummy -llusr/opalrtlrt-
events/v2Alrte _r14/include/rte _tsb2Ievel_sfcn_rtw -lIusr/opalrtlrt-events/v2Alrte _r14/include -
lIusr/ opalrtlrt -events/v2A/rte _r14/i nclud e/rte _ tsb31eveL sfcn _ rtw 
/usr/matlab/v7 .0.1 /rtw/c/src/ode4.c 
g++ -L. -L/usr/opalrtlv8.0.3/RT -LAB/lib -L/usr/opalrtlv8.0.3/common/lib -L/x86/usr/lib -
L/usr/opalrtlrt-events/v2A/rte _r14/lib -0 recherches21_modifie _ 1_sm _ps 
recherches21_modifie_1_sm_ps.o recherches21_modifie_1_sm_ps_data.o rt_sfcn_helper.o 
modeLmain.o rt_sim.o rtwlog.o rt_nonfinite.o ode4.0 
/usr/opalrtlartemis/v4.0a1/art_r14/1ib/artemis40a1 r14n.a -IRtEvents24R14n -IOpaIRTER14 -
IOpaiTestR14 -IOpalOhci -IOpalAsyncApiR14 -IOpalSfunR14 -IOpaIR14 -IOpaIOhci-
10paiOpSigWire -IOpaIR14 -IOpaIOPHSDI064R14 -IOpalSfunR14 -IOpalOpSigWire -lpython2.2-
Isocket -lm -Icpp -Ipccard /usr/matlab/v7.0.1/rtw/c/libsrc/rtwlibr_qnx6.a 
chmod a+x recherches21_modifie_1_sm_ps 
### Created executable: recherches21_modifie_1_sm_ps 
recherches21_modifie_1_sm_ps : Building subsystem duration : 00h:00m:20s 
-------------------- Completed successfully --------------------
-------------------- Building recherches21_modifie _3_55_ control --------------------
rm -f recherches21_modifie_3_ss_control 
gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
DMODEL=recherches21_modifie_3_ss_control -DRT -DNUMST=4 -DTID01 EQ=1 -
DNCSTATES=O -DMULTITASKING=1 -D_SIMULINK -DRTLAB -DOP _MATLABR14 -DUNIX 
-1. -llusr/matlab/v7.0.1/simulinklinclude -llusr/matlab/v7.0.1/extern/include -
lIusr/matiab/v7 .0.1/rtw/c/src -llusr/matiab/v7.0.1/rtw/c/libsrc -llusr/opalrtlv8.0.3/common/inciude -




recherches21_modifie_3_ss_control.c: ln function 'MdIOutputs': 
recherches21_modifie_3_ss_control.c:6727 
recherches21_modifie_3_ss_control.c:6730 
gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
DMODEL=recherches21_modifie_3_ss_control -DRT -DNUMST=4 -DTID01 EQ=1 -
DNCSTATES=O -DMULTITASKING=1 -D_SIMULINK -DRTLAB -DOP _MATLABR14 .-DUNIX 
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-1. -1/usr/matlab/v7.0.1/simulinklinclude -1/usr/matlab/v7.0.1/extern/include -
l/usr/matlab/v7.0.1/rtw/c/src -1/usr/matlab/v7.0.1/rtw/c/libsrc -1/usr/opalrtlv8.0.3/common/include -




gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
DMODEL=recherches21_modifie_3_ss_control -DRT -DNUMST=4 -DTID01 EQ=1 -
DNCSTATES=O -DMULTITASKING=1 -D_SIMULINK -DRTLAB -DOP _MATLABR14 -DUNIX 
-1. -llusr/matlab/v7 .0.1 /simulinklinclude -llusr/matlab/v7 .0.1 /extern/include -





gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
DMODEL=recherches21_modifie_3_ss_control -DRT -DNUMST=4 -DTID01 EQ=1 -
DNCSTATES=O -DMULTITASKING=1 -D_SIMULINK -DRTLAB -DOP _MATLABR14 -DUNIX 
-1. -llusr/matlab/v7.0.1/simulinklinciude -llusr/matlab/v7.0.1/extern/include -
lIusr/matiab/v7 .0.1/rtw/c/src -llusr/matiab/v7.0.1/rtw/c/libsre -llusr/opalrtlv8.0.3/common/include -
lIusr/opalrtlv8.0.3/common/include_target -1/usr/opalrtlv8.0.3/RT-LAB/include -I/usr/opalrtlrt-
events/v2.4/rte _r14/include/dummy -llusr/opairt/rt-
events/v2.4/rte _r14/include/rte _reloperator _sfen _ rtw -l/usr/opalrtlrt-events/v2.4/rte _r14/include 
/usr/opalrtlv8.0.3/RT -LAB/lib/model_main.c 
gcc -c -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
DMODEL=recherches21_modifie_3_ss_control-DRT -DNUMST=4 -DTID01EQ=1 -
DNCSTATES=O -DMULTITASKING=1 -D_SIMULINK -DRTLAB -DOP _MATLABR14 -DUNIX 
-1. -llusr/matiab/v7.0.1/simulinklinciude -llusr/matlab/v7.0.1/extern/inciude -
lIusr/matiab/v7.0.1/rtw/e/src -llusr/matiab/v7.0.1/rtw/c/libsre -l/usr/opalrtlv8.0.3/eommon/inelude -
I/usr/opal rtlv8. 0 .3/common/i ncl ude _ target -I/usr/o palrtlv8. O. 3/RT -LAB/i ncl ude -llusr/opalrtlrt-
events/v2.4/rte_r14/include/dummy -I/usr/opalrtlrt-
events/v2.4/rte_r14/inelude/rte_reloperator_sfen_rtw -l/usr/opalrtlrt-events/v2.4/rte_r14/include 
/usr/matlab/v7 .0.1 /rtw/c/src/rt_sim.c 
gcc -c -02 -ftast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
DMODEL=recherches21_modifie_3_ss_control -DRT -DNUMST=4 -DTID01 EQ=1 -
DNCSTATES=O -DMULTITASKING=1 -D_SIMULINK -DRTLAB -DOP _MATLABR14 -DUNIX 
-1. -l/usr/matlab/v7.0.1/simulinklinclude -l/usr/matlab/v7 .0.1 /extern/include -
lIusr/matlab/v7 .0.1/rtw/c/sre -llusr/matlab/v7.0.1/rtw/c/libsre -llusr/opalrtlv8.0.3/eommon/include -
lIusr/opalrtlv8.0.3/common/include_target -llusr/opalrtlv8.0.3/RT-LAB/include -I/usr/opalrtlrt-
events/v2.4/rte_r14/inelude/dummy -llusr/opalrtlrt-
events/v2 .4/rte _r14/include/rte _reloperator _ sfen _ rtw -1/usr/opalrtlrt-events/v2.4/rte _r14/include 
/usr/matlab/v7 .0.1 /rtw/c/src/rtwlog.c 
gee -e -02 -ffast-math -mpentium -malign-loops=2 -malign-jumps=2 -malign-functions=2 -
DMODEL=recherehes21_modifie_3_ss_control -DRT -DNUMST=4 -DTID01 EQ=1 -
DNCSTATES=O -DMULTITASKING=1 -D_SIMULINK -DRTLAB -DOP _MATLABR14 -DUNIX 
-1. -l/usr/matlab/v7.0.1/simulinklinclude -l/usr/matlab/v7.0.1/extern/inelude -
l/usr/matlab/v7.0.1/rtw/c/src -1/usr/matlab/v7.0.1/rlw/c/libsrc -1/usr/opalrtlv8.0.3/common/inclùde -
l/usr/opalrtlv8.0.3/common/inelude_target -l/usr/opalrtlv8.0.3/RT -LAB/include -llusr/opalrtlrt-
events/v2.4/rte _r14/inelude/dummy -I/usr/opalrtlrt-
events/v2.4/rte _r14/include/rte _reloperator _sfcn_rtw -1/usr/opalrtlrt-events/v2.4/rte _r14/include 
rt_nonfinite.c 
g++ -L. -L/usr/opalrtlv8.0.3/RT -LAB/lib -L/usr/opalrtlv8.0.3/eommon/lib -L/x86/usr/lib -
L/usr/opal rtlrt -events/v2 .4/rte _r14/1 i b -0 reeherches21_ mod ifie _ 3_55_ control 
recherches21_modifie_3_ss_control.o recherches21_modifie_3_ss_controLdata.o 
rt_sfen_helper.o modeLmain.o rt_sim.o rtwlog.o rt_nonfinite.o 
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/usr/opalrUartemis/v4.0a1/art_r14/lib/artemis40a1 r14n.a -IRtEvents24R14n -IOpaIRTER14 -
IOpaiTestR14 -IOpalOhci -IOpalAsyncApiR14 -IOpalSfunR14 -IOpaIR14 -IOpaIOhci-
10paiOpSigWire -IOpaIR14 -IOpaIOPHSDI064R14 -IOpalSfunR14 -IOpalOpSigWire -lpython2.2-
Isocket -lm -Icpp -Ipccard /usr/matlab/v7.0.1/rtw/c/libsrc/rtwlibr_qnx6.a 
chmod a+x recherches21_modifie_3_ss_control 
### Created executable: recherches21_modifie_3_ss_control 
recherches21_modifie_3_ss_control : Building subsystem duration : 00h:00m:27s 
-------------------- Completed successfully --------------------
-------------------- Transferring the built model --------------------
Connecting to 192.168.0.8 ... OK. 
Setting remote directory to 
/home/cpeepc14/c/travail/omid2006/recherches21_ modified 1_ sm _ps/ ... OK. 
Transferring recherches21_modifie_1_sm_ps in binary mode ... OK. 
Setting remote directory to 
/home/cpeepc14/c/travail/omid2006/recherches21_ modified 1_ ss _ control/ ... OK. 
Transferring recherches21_modifie_3_ss_control in binary mode ... OK. 
File transfer duration : 00h:00m:02s 
-------------------- Completed successfully --------------------
End at : Saturday, November 11, 2006, 23:56:25 
Compilation duration : 00h:10m:14s 
Node Transfer and Execution 
--------------- T ransferring files ... ------------------------------
Setting remote directory to 
/home/cpeepc14/c/travail/omid2006/recherches21_modified 1_sm_ps/ ... OK. 
Transferring 
C:\Travail\OMID2006\recherches21_modified1_SM_PS\OpNTOtarget\recherches21_modifie_1_s 
m_ps in binary mode ... OK. 
--------------- Done transferring files -----------------------------
Model'recherches21_modifie_1_sm_ps' compiled in RELEASE mode. 
QNX version: 601 
2 CPUs active on this Computer 
libOpalR14.a : v8.0.3 (build = 20060726155255) 
A Unit delay is applied on status exchange. 
Monitoring is enabled 
RECV: cannectian ta hast established 
SEND: connection to host established 
Display of standard output will be disabled 
Monitoring: start time = 0.000 ms, using CPU speed = 501 MHz 
SubSystem step size = 0.000005 sec. Status updated at every 1 local step. 
Real-time SingleTasking mode. 
Snapshot taken (oprecherches21_modifie_sm_ps_0.snap). 
[0]: PAUSE mode, 10 set to pause value. 
Total of 0 Overrun detected. 
Sun Jun 809:14:111997 
[1]: RUN mode, 10 set ta run value. 
Synchronized step size = 5 us. 
Sun Jun 809:15:511997 
Main priority set ta 63 
[1105353]: PAUSE mode, 10 set ta pause value. 
Total of 1105342 Overruns detected. 
Sun Jun 8 09:20:58 1997 
[1105353]: Reset 
Total of 1105342 Overruns detected. 
Sun Jun 8 09:21 :01 1997 
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Appendix C - VHDL files and M-files used for two-stage 
DPEC in XSG simulation 
VHDL file of inversion stage: 
-- F:\ONDSTAT1.vhd 
-- VHDL code created by Xilinx's StateCAD 8.2i 
-- Fri Nov 24 17:41 :26 2006 
-- This VHDL code (for use with Synopsys) was generated using: 
-- enumerated state assignment with structured code format. 
-- Minimization is enabled, implied else is enabled, 
-- and outputs are speed optimized. 
LlBRARY ieee; 
USE ieee.stdJogic_1164.all; 
LlBRARY synopsys; . 
USE synopsys.attributes.all; 
ENTITY ONDSTAT1 IS 
END; 
PORT (clk,RESET,ce,s1,s2,s3,s4,s5,s6,t1,t2,t3,t4,t5: IN stdJogic; 
a1 ,a2,b1 ,b2,c1 ,c2 : OUT std_logic); 
ARCHITECTURE BEHAVIOR OF ONDSTAT1 IS 




STATE17 ,STATE 18,ST ATE19,STATE20 ,STATE21 ,ST ATE22,STATE23,STATE24,STATE25, 
STATE26,STATE27,STATE28,STATE29); 
SIGNAL sreg, next_sreg : type_sreg; 




IF ce='1' AND clk='1' AND clk'event THEN 
IF ( RESET='1') TH EN 
sreg <= ST ATEO; 
ELSE 






IF ce='1' AND clk='1' AND clk'event TH EN 
END IF; 
IF (RESET='1') THEN 
a1 <='1'; 
ELSE 




IF ( RESET='1') THEN 
c2 <= '0'; 
ELSE 




PROCESS (5reg,RESET,51 ,52,53,54,55,56,t1 ,t2,t3,t4,t5) 
BEGIN 
next_a1 <= '0'; next_a2 <= '0'; next_b1 <= '0'; next_b2 <= '0'; next_c1 <= 
'0'; next_c2 <= '0'; 
next_5reg<=STATEO; 
IF ( RESET='1') THEN 
nexC5reg<=STATEO; 
ELSE 






CASE 5reg IS 
WHEN STATEO => 
IF ( 51 ='0' AND 52='0' AND 53='0' AND 54='0' AND 55='0' AND 56='0' ) OR ( t1 ='0' AND 
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52='0' AND 53='0' AND 54='0' AND 55='0' AND 56='0' ) OR ( t1 ='O'AND 53='1' AND 52='1' ) OR ( 
t1='O' AND 54='1' AND 52='1') OR (t1='O' AND 54='1' AND 53='1') OR (t1='0' AND 55='1' AND 
52='1' ) OR ( 51 ='0' AND 
55='1' AND 52='1') OR (t1='O' AND 55='1' AND 53='1') OR (51='0' AND 55='1' AND 53=.'1') OR 
(t1='0' AND 55='1' AND 54='1') OR (51='0' AND 55='1' AND 54='1') OR (t1='0' AND 51='1') OR 
( 51 ='0' AND 53='1' AND 52='1' ) OR ( 51 ='0' AND 54='1' AND 52='1' ) OR ( t1 ='0' AND 56='1' 
AND s2='1') OR (s1='O' AND 56='1' AND 52='1') OR (51='0' AND 54='1' AND 53='1') OR ( 
t1='O' AND 56='1' AND 53='1') OR (51='0' AND 56='1' AND 53='1') OR (t1='O' AND 56='1' AND 
54='1' ) OR (51='0' AND 56='1' AND 













IF (t1='1' AND 51='1') THEN 
next_5reg<=STATE1 ; 
















next_a1 <='1 '; 
next_a2<='0'; 
next_b1 <='1 '; 
next_b2<='0'; 
next_c1 <='1 '; 
next_c2<='0'; 
IF ( 53='1' AND 52='0' AND 51 ='0' AND 54='0' AND 55='0' AND 56='0' ) 
THEN 
END IF; 
next_ 5reg<=ST A TE 1 0; 
next_a1 <='1 '; 
next_a2<='0'; 




IF (54='1' AND 55='0' AND 56='0' AND 51='0' AND 52='0' AND 53='0') 
THEN 
next_5reg<=STATE15; 
next_a1 <='1 '; 
next_a2<='0'; 
next_b1 <='1 '; 
next_b2<='0'; 
next_c1 <='1 '; 
next_ c2<='0'; 
END IF; 
IF (55='1' AND 56='0' AND 51='0' AND 52='0' AND 53='0' AND 54='0') 
THEN 
next_5reg<=STATE20; 
next_a1 <='1 '; 
next_a2<='0'; 
next_b1 <='1 '; 
next_b2<='0'; 
next_c1 <='1 '; 
next_c2<='0'; 
END IF; 
IF (56='1' AND 51='0' AND 52='0' AND 53='0' AND 54='0' AND 55='0') 
THEN 
next_5reg<=ST ATE25; 
next_a1 <='1 '; 
next_a2<='0'; 
next_b1 <='1 '; 
next_b2<='0'; 
next_c1 <='1 '; 
next_c2<='Q'; 
END IF; 
WHEN STATE1 => 
























WHEN STATE2 => 
IF (t3='1' ) THEN 
next_sreg<=STATE3; 














next a1 <='1" 
- , 
next_ a2<='O'; 








WHEN STATE3 => 
IF (t4='1' ) THEN 

























WH EN ST ATE4 => 





next b1 <='1" 
- , 
next_b2<='O'; 














WH EN ST ATE5 => 
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IF ( 52='0' AND 53='0' ) OR ( t1 ='0' AND 53='0' ) OR (t1 ='0' AND 52='1') OR ( 52='0' AND 51='1' ) 
OR ( t1 ='0' AND 51 ='1' ) OR ( 52='0' AND 54='1' )OR (t1 ='0' AND 54='1' ) OR ( 52='0' AND 55='1' 















next_b 1 <='0'; 
next_b2<='1'; 
next c1 <='0'· 
- , 
next_ c2<='1'; 
IF ( 53='1' AND 52='0' AND 51 ='0' AND 54='0' AND 55='0' AND 56='0' ) 
THEN 
END IF; 
next_5reg<=ST ATE 10; 





next c1 <='1'· 
- , 
next_c2<='O'; 
WHEN ST A TE6 => 
IF (t2='1' ) THEN 
next_5reg<=STATE7; 
nexCa 1 <='1'; 
next_a2<='O'; 
ELSE 
















WH EN STATE7 => 
IF ( t3='1' ) THEN 
ELSE 
END IF; 
next_ sreg<=STA TE8; 






next c1 <='0'· 
- , 
next_c2<='1'; 
next_ sreg<=ST ATE?; 
next_a1 <=.'1'; 
next_ a2<='O'; 
next b1 <='1'· 
- , 
next_b2<='O'; 
nexC c1 <='0'; 
next c2<='1'· 
- , 
WHEN STATE8 => 
IF ( t4='1' ) THEN 
next_sreg<=STATE9; 

















next b1 <='0'· 
- , 
next_b2<='1 '; 




WHEN STATE9 => 
IF (t5='1' ) THEN 
next_sreg<=STATE5; 








next c1 <='1'· 
- , 
next_c2<='O'; 











WHEN STATE10 => 
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IF ( 83='0' AND 84='0' ) OR ( t1 ='0' AND 84='0' ) OR ( 83='0' AND 85='1' ) OR ( t1 ='0' AND 85~'1' ) 
OR ( s3='O' AND s6='1' ) OR ( t1 ='0' AND s6='1' ) OR ( s3='O' AND s1 ='1' ) OR (t1 ='0' AND s1 ='1' 
) OR ( 83='0' AND 82='1' ) OR ( t1 ='0' AND 82='1' ) OR ( t1 ='0' AND 83='1' ) THEN 
next_ 8reg<=ST A TE 1 0; 
next_a1 <='1'; 
next_a2<='O'; 



















IF ( 84='1' AND 85='0' AND 86='0' AND 81 ='0' AND 82='0' AND 83='0' ) 
THEN 
nexC8reg<=ST ATE 15; 












WHEN STATE11 => 
IF ( t2='1' ) THEN 
next_8reg<=STATE12; 











next_8reg<=ST ATE 11 ; 




next b1 <='1" 
- , 
next_b2<='O'; 




WHEN STATE12 => 




















next c1 <='0'· 
- , 
next_c2<='1'; 
WHEN STATE13 => 
IF ( t4='1' ) THEN 
next_5reg<=STATE14; 













next_ 5reg<=ST A TE 13; 






next c1 <='0'· 
- , 
next_c2<='1'; 
WH EN STATE14 => 
IF ( t5='1' ) THEN 
next_5reg<=STATE10; 



















next c1 <='1'· 
- , 
next_c2<='O'; 
WHEN STATE15 => 
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IF ( s4='O' AND s5='O' ) OR ( t1 ='0' AND s5='O' ) OR ( s4='O' AND s6='1' ) OR ( t1 ='0' AND s6='1' ) 
OR (s4='O' AND s1='1') OR (t1='O' AND s1='1') OR (s4='O' AND 52='1') OR (t1='O' AND 52='1' 
) OR ( 54='0' AND 53='1' ) OR ( t1 ='0' AND 53='1' ) OR ( t1 ='0' AND 54='1' ) THEN 
next_5reg<=STATE15; 












IF (t1='1' AND 54='1') THEN 
next_sreg<=STATE16; 






















next c1 <='1" 
- , 
next_ c2<='O'; 
WHEN STATE16 => 
IF ( t2='1' ) THEN 
next_5reg<=STATE17; 











nexCsreg<=ST ATE 16; 
next a1<='0" 
- , 









WHEN STATE17 => 
IF ( t3='1' ) THEN 
ELSE 


























WHEN STATE18 => 
IF (t4='1' ) THEN 
next_sreg<=STATE19; 





next b1 <='1'· 
- , 
next_b2<='O'; 















WH EN STATE19 => 
IF ( t5='1' ) THEN 
next_sreg<=STATE15; 




next b1 <='1'· 
- , 
next_b2<='O'; 




next_ 5reg<=ST A TE 19; 







next_c1 <='1 '; 
next_c2<='O'; 
END IF; 
WHEN STATE20 => 
94 
IF (55='0' AND 56='0') OR (t1='O' AND 56='0') OR (55='0' AND 51='1') OR (t1='O' AND 51='1') 
OR ( 55='0' AND 52='1' ) OR ( t1 ='0' AND 52='1' ) OR ( 55='0' AND 53='1' ) OR ( t1 ='0' AND 53='1' 
) OR (55='0' AND 54='1') OR (t1='0' AND 54='1') OR (t1='O' AND 55='1') THEN 
END IF; 

























IF (56='1' AND 51='0' AND 52='0' AND 53='0' AND 54='0' AND 55='0' ) 
THEN 
next_sreg<=STATE25; 












WHEN STATE21 => 
IF (t2='1' ) THEN 









next_ c1 <='1 '; 
next c2<='O" 
- , 
next_sreg<=ST ATE21 ; 
next a1 <='0" 
- , 
next_a2<='1 '; 
nexCb1 <='1 '; 
next b2<='O" 
- , 




WHEN STATE22 => 
IF (t3='1' ) THEN 
next_5reg<=STATE23; 










next c1 <='1" 
- , 
next c2<='O" _ , 
next_sreg<=STATE22; 
next a 1 <='0" 
- , 
next_a2<='1 '; 




next_c1 <='1 '; 
next c2<='O" 
- , 
WHEN STATE23 => 
IF (t4='1') THEN 
nexC5reg<=STATE24; 
next_a1 <='1 '; 
next a2<='O" 
- , 
next_b1 <='1 '; 
next b2<='0" 
- , 




















WHEN STATE24 => 
IF (t5='1') THEN 
nexCsreg<=STATE20; 


















next b1 <='1'· 
- , 
next_b2<='O'; 




WH EN STATE25 => 
IF ( t1 ='1' AND s6='1' ) THEN 











next_sreg<=ST A TE25; 












WHEN STATE26 => 





















next_c1 <='1 '; 
next c2<='O'· 
- , 
WH EN STATE27 => 
IF (t3='1' ) THEN 
ELSE 
END IF; 





next b1 <='0'· 
- , 
next_b2<='1 '; 





next a1 <='1'· 
- , 
next_a2<='0'; 
next b1 <='0'· 
- , 
nexCb2<='1 '; 




WHEN STATE28 => 
IF (t4='1' ) THEN 
nexCsreg<=STATE29; 
















next_c1 <='1 '; 
next_ c2<='O'; 
END IF; 
WHEN STATE29 => 
IF (t5='1' AND 56='1') THEN 
next_sreg<=STATE25; 
next_a1 <='1 '; 
next_a2<='0'; 
END IF; 






IF (s6='0' AND s1='0') OR (t5='0' AND s1='0') OR (s6='0' AND s2='1') OR (t5='0' AND s2='1' ) 
OR ( s6='0' AND s3='1' ) OR ( t5='0' AND s3='1' )OR ( s6='0' AND s4='1' ) OR ( t5='0' AND s4='1' 
) OR (s6='0' AND s5='1') OR (t5='0' AND s5='1') OR (t5='0' AND s6='1') THEN 
next_sreg<=STATE29; 
next_a1 <='1 '; 
nexCa2<='0'; 




next_c1 <='1 '; 
next_ c2<='0'; 
END IF; 
IF (s1='1' AND s2='0' AND s3='0' AND s4='0' AND s5='0' AND s6='0') 
THEN 
END IF; 
next_sreg<=ST A TE4; 
next_a1 <='1 '; 
next a2<='0'· 
- , 
next b1 <='1 '. 
- , 
nexCb2<='0'; 
next c1 <='1 '. 
- , 
next_ c2<='0'; 









% System Generator has ta assume that your entity has a combinational feed through; 
% if it doesn't, then comment out the following line: 
% this_block.tagAsCombinational; 
this_block.tagAsCombinational; 


















s1 = this_block.port('s1'); 
s1.setType('UFix_1_0'); 
s1.useHDLVector(false); 
s2 = this_block.port('s2'); 
s2.setType('UFix_1_0'); 
s2.useHDLVector(false ); 
s3 = this_block.port('s3'); 
s3.setType('UFix_1_0'); 
s3.useHDLVector(false ); 
s4 = this_block.port('s4'); 
s4.setType('UFix_1_0'); 
s4. useHDL Vector(false); 
s5 = this_block.port('s5'); 
s5.setType('UFix_1_0'); 
s5.useHDLVector(false ); 
s6 = this_block.port('s6'); 
s6.setType('UFix_1_0'); 
s6.useHDLVector(false); 
RESET = this_block.port('RESET'); 
RESET.setType('UFix_1_0'); 
RESET.useHDLVector(false ); 
t1 = this_block.port('t1'); 
t1.setType('Bool'); 
t1.useHDLVector(false ); 
t2 = this_block.port('t2'); 
t2.setType('Bool'); 
t2.useHDLVector(false ); 
t3 = this_block.port('t3'); 
t3.setType('Bool'); 
t3.useHDLVector(false ); 
t4 = this_block.port('t4'); 
t4.setType('Bool'); 
t4.useHDLVector(false ); 
t5 = this_block.port('t5'); 
t5.setType('Bool'); 
t5.useHDLVector(false); 
a1 = this_block.port('a1'); 
a1.setType('Bool'); 
a1.useHDLVector(false); 
a2 = this_block.port('a2'); 
a2.setType('Bool'); 
a2.useHDLVector(false ); 




b2 = this...,:block.port('b2'); 
b2.setType('Bool'); 
b2.useHDLVector(false); 
c1 = this_block.port('c1'); 
c1.setType('Bool'); 
c1.useHDLVector(false ); 




if (this_block.port('s1').width -= 1); 
this_block.setError('lnput data type for port "s1" must have width=1.'); 
end 
if (this_block.port('s2').width -= 1); 
this_block.setError('lnput data type for port "s2" must have width=1.'); 
end 
if (this_block.port('s3').width -= 1); 
this_block.setError('lnput data type for port "s3" must have width=1.'); 
end 
if (this_block.port('s4').width -= 1); 
this_block.setError('lnput data type for port "s4" must have width=1.'); 
end 
if (this_block.port('s5').width -= 1); 
this_block.setError('lnput data type for port "s5" must have width=1.'); 
end 
if (this_block.port('s6').width -= 1); 
this_block.setError('lnput data type for port "s6" must have width=1.'); 
end 
if (this_block.port('t1').width -= 1); 
this_block.setError('lnput data type for port "t1" must have width=1.'); 
end 
if (this_block.port('t2').width -= 1); 
this_block.setError('lnput data type for port "t2" must have width=1.'); 
end 
if (this_block.port('t3').width -= 1); 
this_block.setError('lnput data type for port "t3" must have width=1.'); 
end 
if (this_block.port('t4').width -= 1); 
this_block.setError('lnput data type for port "t4" must have width=1.'); 
end 
if (this_block.port('t5').width -= 1); 
this_block.setError('lnput data type for port "t5" must have width=1.'); 
end 
if (this_block.port('RESET').width -= 1); 
this_block.setError('lnput data type for port "reset" must have width=1.'); 
end 
this _ block. port('RESET').useHDL Vector(false); 
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function setu p _as_single _rate(block,clkname, cename) 
inputRates = block.inputRates; 
uniquelnputRates = unique(inputRates); 
if (Iength(uniquelnputRates)==1 & uniquelnputRates(1 )==Inf) 
block.setError('The inputs to this black cannot ail be constant.'); 
return; 
end 
if (uniquelnputRates(end) == Inf) 
hasConstantlnput = true; 
uniquelnputRates = uniquelnputRates(1 :end-1); 
end 
if (length(uniquelnputRates) -= 1) 
block.setError('The inputs to this block must run at a single rate.'); 
return; 
end 
thelnputRate = uniquelnputRates(1); 
for i = 1 :block.numSimulinkOutports 
block.outport(i).setRate(thel nputRate); 
end 
block.addClkCEPair( clkname,cename, thel nputRate); 
return; 
% ------------------------------------------------------------
VHDL file of rectification stage: 
-- F:\STCAD1 MO.vhd 
-- VHDL code created by Xilinx's StateCAD 8.2i 
-- Fri Nov 1722:04:592006 
-- This VHDL code (for use with Xilinx XST) was generated using: 
-- enumerated state assignment with structured code format. 
-- Minimization is enabled, implied el se is enabled, 




ENTITY STCAD1 MO IS 
END; 
PORT (clk_1 ,ce_1 ,reset,s1 ,s2,s3,s4,s5,s6,t1.,t2,t3,t4,t5: IN stdJogic; 
a1 ,a2,a3,a4,b1 ,b2,b3,b4,c1 ,c2,c3,c4 : OUT stdJogic); 
ARCHITECTURE BEHAVIOR OF STCAD1MO IS 
TYPE type_sreg IS 
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ST ATE26,ST ATE27,ST ATE28,STATE29,STATE30); 
BEGIN 
SIGNAL sreg, next_sreg : type_sreg; 
SIGNAL next_a1 , nexCa2, next_a3, next_a4, next_b 1 ,next_b2,next_b3,next_b4, 
next_c1,next_c2,next_c3,next_c4 : stdJogic; 
PROCESS (clk_1,ce_1) 
BEGIN 
IF clk_1 ='1' AND clk_1'event THEN 
END IF; 
IF ( reset=' 1 , AND ce_1 ='1' ) THEN 
sreg <= STATE30; 
ELSIF (ce_1='1') THEN 
sreg <= next_sreg; 
END IF; 
END PROCESS; 
PROCESS (clk_1 ,ce_1) 
·BEGIN 
IF clk_1='1' AND clk_1'event THEN 
END IF; 
IF (reset='1' AND cè_1='1') TH EN 
a1 <= '0'; 
ELSIF (ce_1 ='1') THEN 





IF clk_1 ='1' AND clk_1'event THEN 
END IF; 
IF ( reset='1 ~ AND ce_1 ='1' ) THEN 
a2 <= '0'; 
ELSIF (ce_1 ='1') THEN 





IF clk_1='1' AND clk_1'event THEN 
IF ( reset=' 1 , AND ce_1 ='1' ) THEN 
a3 <= '0'; 
ELSIF (ce_1 ='1') THEN 
END IF; 





IF c1k_1 ='1' AND c1k_1 'event THEN 
END IF; 
IF (reset='1' AND ce_1='1') THEN 
a4 <= 'Q'; 
ELSIF (ce_1 ='1 ') THEN 
a4 <= next_a4; 
END IF; 
END PROCESS; 
PROCESS (clk_1 ,ce_1) 
BEGIN 
IF clk_1 ='1' AND c1k_1 'event THEN 
END IF; 
IF (reset='1' AND ce_1='1') THEN 
b1 <= 'Q'; 
ELSIF (ce_1 ='1 ') THEN 





IF clk_1='1' AND clk_1'event THEN 
END IF; 
IF (reset='1' AND ce_1='1') THEN 
b2 <= 'Q'; 
ELSIF (ce_1 ='1 ') THEN 





IF clk_1 ='1' AND clk_1 'event THEN 
END IF; 
IF ( reset='1' AND ce_1 ='1' ) THEN 
b3 <= 'Q'; 
ELSIF (ce_1 ='1 ') THEN 
b3 <= next_b3; 
END IF; 
END PROCESS; 
PROCESS (clk_1 ,ce_1) 
BEGIN 
IF clk_1='1' AND clk_1'event THEN 
IF ( reset=' 1 , AND ce_1 ='1' ) THEN 
b4 <= 'Q'; 
ELSIF (ce_1 ='1 ') THEN 







IF clk_1='1' AND clk_1'event TH EN 
END IF; 
IF ( reset='1' AND ce_1 ='1' ) THEN 
c1 <= 'Q'; 
ELSIF (ce_1 ='1') THEN 
c1 <= next_ c1 ; 
END IF; 
END PROCESS; 
PROCESS (clk_1 ,ce_1) 
BEGIN 
IF clk_1 ='1' AND clk_1'event THEN 
END IF; 
IF ( re5et='1' AND ce_1 ='1' ) THEN 
c2 <= 'Q'; 
ELSIF (ce_1='1')THEN 





IF clk_1='1' AND clk_1'event THEN 
END IF; 
IF (re5et='1' AND ce_1='1') THEN 
c3 <= 'Q'; > 
ELSIF (ce_1 ='1') THEN 





IF clk_1='1' AND clk_1'event THEN 
END IF; 
IF (reset='1' AND ce_1='1') TH EN 
c4 <= 'Q'; 
ELSIF (ce_1 ='1') THEN 
c4 <= next_c4; 
END IF; 
END PROCESS; 
PROCESS (sreg,re5et,ce_1 ,51 ,52,53,54,55,s6,t1 ,t2,t3,t4,t5) 
BEGIN 
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nexCa1 <= 'Q'; next_a2 <= 'Q'; next_a3 <= 'Q'; next_a4 <= 'Q'; next_b1 <= 'Q'; 
next_b2 <= 'Q'; next_b3 <= 'Q'; next_b4 <= 'Q'; next_c1 <= 'Q'; next_c2 <= 'Q'; 
next_c3 <= 'Q'; next_c4 <= 'Q'; 
next_5reg<=ST ATEQ; 

















CASE 5reg 15 
WH EN STATEO => 
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IF (51='1' AND t1='O') OR (52='1' AND t1='O') OR (53='1' AND t1='O') OR (54='1' AND t1='O') 
OR (55='1' AND t1='O') OR (56='0' AND t1='O') OR (51='1' AND 55='0') OR (52='1' AND 55='0' 
) OR (53='1' AND 55='0' ) OR (54='1' AND 55='0') OR (56='0' AND 55='0') THEN 


















WHEN STATE1 => 
IF (t2='1' ) THEN 
next_sreg<=STATE2; 
















































WHEN STATE2 => 































next b1 <='0" 













WHEN STATE3 => 
IF ( t4='1' ) THEN 
next...:"sreg<=ST A TE4; 














































WH EN ST ATE4 => 
IF ( t5='1' ) THEN 






















next_5reg<=ST A TE4; 














next b4<='1 '. 
- , 






WHEN STATE5 => 
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IF (51='1' AND 52='0' AND 53='0' AND 54='0' AND 55='0' AND 56='0') 
THEN 
END IF; 
next_5reg<=ST ATE 10; 
next_a1 <='1 '; 









next b3<='1 '. 
- , 
next b4<='1 '. 
- , 





















next b4<='1 '. 
- , 








IF (56='1' AND t1='O') OR (55='1' AND t1='O') OR (54='1' AND t1='0') OR( 53='1' AND t1='O') 
OR (52='1' AND t1='O') OR (51='0' AND t1='0') OR (55='1' AND 56='0') OR (54='1' AND 56='0' 
) OR (53='1' AND 56='0' ) OR (52='1' AND 56='0') OR (51='0' AND 56='0' ) THEN 
next_5reg<=STATE5; 























WHEN STATE6 => 
IF (t2='1' ) THEN 
ELSE 
END IF; 











































WHEN STATE? => 















































WHEN STATE8 => 
IF (t4='1') THEN 
next_sreg<=STATE9; 




































WHEN STATE9 => 





































WH EN STATE10 => 
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IF (52='1' AND 51='0' AND 53='0' AND 54='0' AND 55='0' AND 56='0') 
THEN 
next_5reg<=STATE15; 




















IF (t1='1' AND 51='1') THEN 
next_5reg<=STATE11 ; 




















IF ( 56='1' AND t1 ='0' ) OR ( 55='1' AND t1 ='0' ) OR ( 54='1' AND t1 ='0') OR ( 53='1' AND t1 ='0' ) 
OR (51='1' AND t1='O') OR (52='0' AND t1='O') OR (56='1' AND 51='0') OR (55='1' AND 51='0' 
) OR (54='1' AND 51='0') OR (53='1' AND 51='0') OR (52='0' AND 51='0') TH EN 
next_5reg<=ST ATE 10; 





















WHEN STATE11 => 
IF (t2='1' ) THEN 
ELSE 
END IF; 
next_ sreg<=STA TE 12; 








































WHEN STATE12 => 
















































WHEN STATE13 => 
IF (t4='1' ) THEN 
next_sreg<=STATE14; 










































WHEN STATE14 => 







































WHEN STATE15 => 
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IF ( t1 ='1' AND 52='1' ) THEN 














IF (56='1' AND t1='O') OR (55='1' AND t1='O') OR (54='1' AND t1='O') OR (52='1' AND t1='O') 
OR (51='1' AND t1='O') OR (53='0' AND t1='O' )OR (56='1' AND 52='0') OR (55='1' AND 52='0' 
) OR ( 54='1' AND 52='0' ) OR ( 51 ='1' AND 52='0' ) OR ( 53='0' AND 52='0' ) THEN 
























WHEN STATE16 => 
IF (t2='1' )THEN 
next_sreg<=STATE17; 
























next_ sreg<=ST A TE 16; 






















WHEN STATE17 => 
IF (t3='1' ) THEN 
next_sreg<=ST ATE 18; 












































WHEN STATE18 => 













































WH EN STATE19 => 
IF (t5='1' ) THEN 
next_ sreg<=ST A TE 15; 
next a1 <='1'· 
- , 














































WHEN STATE20 => 
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IF ( 53='1' AND t1 ='0' ) OR ( 52='1' AND t1 ='0' ) OR ( 51 ='1' AND t1 ='0') OR ( 56='1' AND t1 ='0' ) 
OR (55='1' AND t1='O') OR (54='0' AND t1='O') OR (52='1' AND 53='0') OR (51='1' AND 53='0' 

























WHEN STATE21 => 
IF (t2='1') THEN 
nexCsreg<=ST ATE22; 










































WHEN STATE22 => 














































WHEN STATE23 => 























next_sreg<=ST A TE23; 



















WHEN STATE24 => 






























next b1 <='1" 
- , 














WHEN STATE25 => 
IF (t1='1' AND s4='1' ) THEN 
next_sreg<=STATE26; 














































WHEN STATE26 => 
IF (t2='1') THEN 
next_sreg<=ST ATE27; 













































WHEN STATE27 => 
IF (t3='1' ) THEN 
ELSE 
END IF; 







































WHEN STATE28 => 
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WHEN STATE29 => 
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next b1 <='1 '. 
- , 













IF (54='1' AND t5='O' ) OR (53='1' AND t5='O' ) OR (52='1' AND t5='O') OR (51='1' AND t5='O' ) 
OR (56='1' AND t5='O') OR (55='0' AND t5='O') OR (53='1' AND 54='0') OR (52='1' AND 54='0' 
) OR (51='1' AND 54='0') OR (56='1' AND 54='0') OR (55='0' AND 54='0' ) THEN 
next_5reg<=STATE29; 























WHEN STATE30 => 





































































IF (52='1' AND 51='0' AND 53='0' AND 54='0' AND 55='0' AND 56='0' ) 
THEN 
END IF; 





























IF (55='0' AND 54='0' AND 53='0' AND 52='0' AND 51='0') OR (52='1' AND 53='1') OR (54='1' 
AND 55='1') OR (52='1' AND 54='1') OR (52='1' AND 55='1') OR (51='1' AND s2='1') OR ( 
53='1' AND 54='1') OR (53='1' AND s5='1') OR (s1='1' AND s3='1') OR (51='1' AND 54='1') 





















Interface M-file for importing VHDL file of rectification stage: 
function STCAD1 MO_config(this_block) 
this_block.setTopLeveILanguage('VHDL'); 
this_block.setEntityName('STCAD1 MO'); 
% System Generator has to assume that your entity has a combinational feed through; 





























51 = this_block.port('s1'); 
s1.setType('UFix_1_0'); 
s1.useHDLVector(false); 
52 = this_block.port('s2'); 
s2.setType('UFix_1_0'); 
s2.useHDLVector(false ); 
53 = this_block.port('s3'); 
s3.setType('UFix_1_0'); 
s3.useHDL Vector(false); 
54 = this_block.port('s4'); 
s4.setType('UFix_1_0'); 
s4.useHDLVector(false ); 
55 = this_block.port('s5'); 
s5.setType('UFix_1_0'); 
s5.useHDL Vector(false); 
56 = this_block.port('s6'); 
s6.setType('UFix_1_0'); 
s6.useHDLVector(false ); 
reset = this_block.port('reset'); 
reset.setType('UFix_1_0'); 
reset.useHDLVector(false ); 
t1 = this_block.port('t1'); 
t1.setType('Bool'); 
t1 .useHDLVector(false); 
t2 = this_block.port('t2'); 
t2 .setType('Bool'); 
t2.useHDLVector(false ); 
.t3 = this_block.port('t3'); 
t3.setType('Bool'); 
t3.useHDLVector(false); 
. t4 = this_block.port('t4'); 
t4.setType('Bool'); 
t4.useHDLVector(false ); 
t5 = this_block.port('t5'); 
t5.setType('Bool'); 
t5.useHDLVector(false ); 
a1 = this_block.port('a1'); 
a1.setType('Bool'); 
a1.useHDLVector(false); 
a2 = this_block.port('a2'); 
a2.setType('Bool'); 
a2.useHDLVector(false ); 
a3 = this_block.port('a3'); 
a3.setType('Bool'); 
a3.useHDLVector(false ); 
a4 = this_block.port('a4'); 
a4.setType('Bool'); 
a4.useHDLVector(false ); 




b2 = this_block.port('b2'); 
b2.setType('Bool'); 
b2.useHDLVector(false ); 
b3 = this_block.port('b3'); 
b3.setType('Bool'); 
b3.useHDLVector(false ); 
b4 = this_block.port('b4'); 
b4.setType('Bool'); 
b4.useHDLVector(false ); 
c1 = this_block.port('c1'); 
c1.setType('Bool'); 
c1.useHDL Vector(false); 
c2 = this_block.port('c2'); 
c2.setType('Bool'); 
c2.useHDLVector(false ); 
c3 = this_block.port('c3'); 
c3.setType('Bool'); 
c3.useHDLVector(false); 




if (this_block.port('s1').width -= 1); 
this_block.setError('lnput data type for port "s1" must have width=1.'); 
end 
if (this_block.port('s2').width -= 1); 
this_block.setError('lnput data type for port "s2" must have width=1.'); 
end 
if (this_block.port('s3').width -= 1); 
this_block.setError('lnput data type for port "s3" must have width=1.'); 
end 
if (this_block.port('s4').width -= 1); 
this_block.setError('lnput data type for port "s4" must have width=1.'); 
end 
if (this_block.port('s5').width -= 1); 
this_block.setError('lnput data type for port "s5" must have width=1.'); 
end 
if (this_block.port('s6').width -=1); 
this_block.setError('lnput data type for port "s6" must have width=1 .'); 
end 
if (this_block.port('t1').width -= 1); 
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this_block.setError('lnput data type for port "t1" must have width=1.'); 
end 
if (this_block.port('t2').width -= 1); 
this_block.setError('lnput data type for port "t2" must have width=1.'); 
end 
if (this_block.port('t3').width-= 1); 
this_block.setError('lnput data type for port "t3" must have width=1.'); 
end 
if (this_block.port('t4').width -= 1); 
this_block.setError('lnput data type for port "t4" must have width=1.'); 
end 
if (this_block.port('t5').width -= 1); 
this_block.setError('lnput data type for port "t5" must have width=1.'); 
end 
if (this_block.port('reset').width -= 1); 
this_block.setError('lnput data type for port "reset" must have width=1.'); 
end 
th is _ block. port('reset'). use H D L Vector( false ); 




end % if(inputRatesKnown) 
this_block.addFile('STCAD1 MO.vhd'); 
return; 0/0 ___________________________________________________________ _ 
function setup_as_single_rate(block,cJkname,cename) 
inputRates = block.inputRates; . 
uniquelnputRates = unique(inputRates); 
if (length(uniquelnputRates)==1 && uniquelnputRates(1 )==Inf) 
block.setError('The inputs to this block cannot ail be constant.'); 
return; 
end 
if (uniquelnputRates(end) == Inf) 
hasConstantlnput = true; 
uniquelnputRates = uniquelnputRates(1 :end-1); 
end 
if (length(uniquelnputRates) -= 1) 
block.setError('The inputs to this block must run at a single rate.'); 
return; 
end 
thelnputRate = uniquelnputRates(1); 
for i = 1 :block.numSimulinkOutports 




0/0 ___________________________________________________________ _ 
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M-files of Mcode block for comparator section in Simulation: 
function [s1, s2, s3, s4, s5, s6, Sn]=x1 angle1 (teta) 
pi =3.14; 
sp6 = xfix({xIUnsigned, 10, 6}, pif6); 
sp2 = xfix({xIUnsigned, 10, 6}, pif2); 
s5p6 = xfix({xIUnsigned, 10, 6}, 5*pif6); 
s7p6 = xfix({xIUnsigned, 10, 6}, 7*pif6); 
s11p6 = xfix({xIUnsigned, 10, 6}, 11*pif6); 
s9p6 = xfix({xIUnsigned, 10, 6}, 9*pif6); 
if (teta == s11 p6) 
52=0;51 =0;53=0;54=0;55=1 ;s6=0;Sn=5; 
elseif (teta == sp6) 
s1 =0;s2=0;s3=0;s4=0;s5=0;s6=1 ;Sn=6; 
elseif (teta == sp2) 
s1 =1 ;s2=0;s3=0;s4=0;s5=0;s6=0;Sn=1; 
elseif (teta == s5p6) 
51 =0;52=1 ;s3=0;s4=0;s5=0;s6=0;Sn=2; 
elseif (teta == s7p6) 
s1 =0;s2=0;s3=1 ;s4=0;s5=0;s6=0;Sn=3; 
else 
s1 =0;s2=0;s3=0;s4=1 ;s5=0;s6=0;Sn=4; 
end 
Sn = xfix({xIUnsigned, 8, 3}, Sn); 
0/0 ------------------------------------------------------------
function [51, 52, 53, 54, 55, 56, Sn]=x1 angle3(teta) 
if (teta == 1) 
s2=0;s1 =1 ;s3=0;s4=0;s5=0;s6=O;Sn=1; 
elseif (teta == 2) 
s1 =0;52=1 ;s3=0;s4=0;s5=0;s6=O;Sn=2; 
elseit (teta == 3) 
51 =0;s2=0;s3=1 ;s4=0;s5=0;s6=0;Sn=3; 
elseif (teta == 4) 
s1 =0;s2=0;s3=0;s4=1 ;s5=0;s6=O;Sn=4; 
elseif (teta == 5) 
51 =0;s2=0;s3=0;s4=0;s5=1 ;s6=O;Sn=5; 
else 
s 1 =0;s2=0;s3=0;s4=0;s5=0;s6=1 ;Sn=6; 
end 





if (Vc>O) && (Va<Vc) && (Vb<O) && (Vb<=Va) 
phase = xfix({xIUnsigned, 10, 6}, 11 *pi/6); 
elseif (Va>O)&& (Vb<O)&& (Vb<Vc)&& (Va>=Vc) 
phase = xfix({xIUnsigned,1 0, 6}, pi/6); 
elseif (Va>O)&& (Vc<O)&& (Vb>=Vc)&& (Va>Vb) 
phase = xfix({xIUnsigned, 10, 6}, pi/2); 
el se if (Vb>O)&& (Vc<O)&& (Vb>=Va)&& (Va>Vc) 
phase = xfix({xIUnsigned, 10, 6}, 5*pi/6); 
elseif (Vb>O)&& (Va<O)&& (Vb>Vc)&& (Vc>=Va) 
phase = xfix({xIUnsigned, 10, 6}, 7*pi/6); 
else 





Appendix D - Synthesis of VHDL codes of rectification 
stage in two-stage DPEC 
Rectification stage VHDL codes synthesis : 
Using wire table: xcv2-80-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 129 6 0 4810 00:00 
Info: setting opt_best_result to 817.595550 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.STCAD1 MO.BEHAVIOR 
Using wire table: xcv2-80-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 166 5 43 14 12 00:02 
Info: setting opt_best_result to 891.721290 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.accumulator2_21daa97b4d.behavior_unfold_3604 
Using wire table: xcv2-80-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 62 5 32 3 32 00;00 
Info: setting opt_best_result to 312.042900 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.xilinx_rectifier.structural 
Using wire table: xcv2-80-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 270 7 35 51 54 00:01 
Info: setting opt_best_result to 1773.260100 
Info: setting opt_best_pass to 0 
Info, Added global buffer BUFGP for port clk_1 
Info: setting optimize_timing_cpuJimit to 36940 
Using wire table: xcv2-80-6_wc 
-- Start timing optimization for design .work.comparateur_b01776cc87.behavior_unfold_2761 
Starting Timing Characterization ... 
Starting Timing Analysis ... 
Using wire table: xcv2-80-6_wc 
Timing analysis done, time = 4 CPU secs. 
Timing characterization done, time = 4 CPU secs. 
Initial Timing Optimization Statistics: 
Most Critical Slack: -5.3 
Sum of Negative Slacks : -283.0 
Area 129.0 
Final Timing Optimization Statistics: 
Most Critical Slack: -5.0 
Sum of Negative Slacks : -245.3 
Area 136.0 
Total time taken : 9 cpu secs 
-- Start timing optimization for design .work.STCAD1 MO.BEHAVIOR 
Initial Timing Optimization Statistics: 
Most Critical Slack: -5.1 
Sum of Negative Slacks : -104.2 
Area 166.0 
Final Timing Optimization Statistics: 
Most Critical Slack: -4.0 
Sum of Negative Slacks : -90.5 
Area 181.0 
Total time taken : 17 cpu secs 
-- Start timing optimization for design.work.accumulator2_21daa97b4d.behavior_unfold_3604 
No critical paths to optimize at this level 
-- Starttiming optimization for design .work.xilinx_rectifier.structural 
Initial Timing Optimization Statistics: 
Clock : Frequency 
clk 1 : 72.3 MHz 
Most Critical Slack -5.9 
Sum of Negative Slacks : -601.5 
Area 270.0 
Final Timing Optimization Statistics: 
Clock : Frequency 
: 72.3 MHz 
Most Critical Slack: -5.9 
Sum of Negative Slacks : -601.5 
Area 270.0 
Total time taken : 0 cpu secs 
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Info: setting optimize_timing_cpuJimit to 0 
Info: setting modgen_select to auto 
******************************************************* 
******************************************************* 
Cell: xilinx_rectifier View: structural Library: work 
Cell: xilinx_rectifier View: structural Library: work 
******************************************************* 
Number of ports: 105 
Number of nets: 770 
Number of instances: 670 
Number of references to this view : 0 
Total accumulated area : 
Number of BUFGP : 1 
Number of Dffs or Latches : 110 
Number of Function Generators : 657 
Number of IBUF : 50 
Number of LUTs : 1 
Number of MUX CARRYs: 379 
Number of MUXF5 : 10 
Number of OBUF : 54 
Number of accumulated instances: 1298 
Number of global buffers used: 1 
*********************************************** 
Device Utilization for 2V80fg256 
*********************************************** 
Resource Used Avail Utilization 
lOs 104 120 
Global Buffers 1 16 
Function Generators 657 1024 
CLB Slices 329 512 
Dffs or Latches 110 1384 
Block RAMs 0 8 
Block Multipliers 0 8 









Clock Frequency Report 
Clock : Frequency 
: 69.6 MHz 
Critical Path Report 
Critical path #1, (path slack = -4.4): 
NAME GATE ARRIVAL LOAD 
gatewayjn3(0)/ 
gatewayjn3jbuf(0)/0 
comparateur/reL 4_37 _gt_3_ix41/LO 
comparateur/reL 4_37 _gt_3_ix43/LO 
0.00 0.00 up 0.40 
IBUF 1.06 1.06 up 0.30 
LUT2_L 0.33 1.39 up 




comparateur/reL 4_37 _gt_3jx47/LO MUXCY _L 0.04 1.76 up 
comparateur/reL 4_37 _gt_3jx51/LO MUXCY _L 0.04 1.80 up 
comparateur/reL 4_37 _gt_3_ix55/LO MUXCY _L 0.04 1.84 up 
comparateur/reL 4_37 _gt_3_ix59/LO MUXCY _L 0.04 1.88 up 
comparateur/reL 4_3Lgt_3_ix63/LO MUXCY L 0.04 1.92 up 
comparateur/reL 4_37 _gt_3jx67/LO MUXCY _L 0.04 1.96 up 
comparateur/reL 4_37 _gt_3jx71/LO MUXCY _L 0.04 2.00 up 
comparateur/reL 4_37 _gt_3jx75/LO MUXCY _L 0.04 2.04 up 
comparateur/reL 4_37 _gt_3jx79/LO MUXCY _L 0.04 2.08 up 
comparateur/reL 4_37 _gt_3jx83/LO MUXCY _L 0.04 2.12 up 
comparateur/reL 4_37 _gt_3_ix87/LO MUXCY _L 0.04 2.16 up 
comparateur/reL 4_37 _gt_3_ix91/LO MUXCY _L 0.04 2.20 up 
comparateurlreL 4_37 _gt_3jx95/LO MUXCY _L 0.04 2.24 up 
comparateurlreL 4_37 _gt_3jx99/LO MUXCY _L 0.04 2.28 up 
comparateurlreL 4_37 _gt_3_ix103/0 MUXCY 1.23 3.51 up 
comparateur/nx31 % LUT4 0.89 4.40 up 
comparateuryhase_net(4)/0 LUT4 0.75 5.15 up 
comparateur/nx400/0 LUT3 0.75 5.90 up 
comparateur_phase_net(7)/0 LUT3 0.75 6.65 up 
nx168/0 LUT4 0.89 7.54 up 
s5/0 LUT4 1.178.70up 
comparateur1_sn_net_xO(3)/0 LUT3 0.75 9.45 up 
s4/0 LUT3 0.89 10.34 up 






data arrivai time 
data required time (default specified - setup time) 
data required time 
data arrivai time 
slack 
-- Design summary in file 'xilinx_rectifier_ 4.sum' 
AutoWrite args are: xilinx_rectifier_ 4.edf 
-- Applying renaming rl.\le 'XILlNX' to database 
LUT4 0.61 11.70 up 
LUT4 0.61 12.32 up 
LUT4 0.89 13.20 up 
LUT4 0.89 14.09 up 






Warning, Renaming will cause your database to change 
Info: setting ediCarraLrange_extraction_style to %s<%d:%d> 
-- Calling seCxilinx_eqn to set up writing Equations 
-- Writing file xilinx_rectifier_ 4.edf 
Info, Writing NeF file 'xilinx_rectifier_ 4.ncf 
-- Writing file xilinx_rectifier_ 4.ncf 
-- CPU time taken for this run was 102.79 sec 
-- Run Successfully Ended On Tue Nov 28 22:13:52 Est (heure d'été) 2006 
o 
































Appendix E - Synthesis of VHDL codes of inversion 
stage in two-stage DPEC 
Inversion stage VHDL code synthesis : 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 205 42 210 70 70 00:03 
Info: setting opt_best_result to 8581.845300 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.ONDSTAT1.BEHAVIOR 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 144 4 36 14 6 00:03 
Info: setting opt_besCresult to 581.675040 
Info: setting opt_besCpass to 0 
-- Start optimization for design .work.mult6_5143d79c87.behavior_unfold_ 4540 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 685 47 284 90 88 00:07 
Info: setting opt_best_result to 32515.032000 
Info: setting opCbest_pass to 0 
-- Start optimization for design .work.cordic_pe2_entitLd7cb85ab14.structural 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 32 2 45 47 45 00:00 
Info: setting opt_best_result to 78.675840 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.cordic_pe3_entitLc535525af9.structural 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 32 2 45 47 45 00:00 
Info: setting opt_best_result to 78.675840 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.cordic_pe4_entitL 45f1a217df.structural 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 32 2 45 47 45 00:00 
Info: setting opt_best_result to 78.675840 
Info: setting opt...,:best_pass to 0 
-- Start optimization for design .work.cordic_pe5_entitLOOf10ddc66.structural 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 32 2 45 47 45 00:00 
Info: setting opt_best_result to 78.675840 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.cordic_pe6_entitL 49d3efd70e.structural 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 32 2 45 47 45 00:00 
Info: setting opCbest_result to 78.675840 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.cordic_pe7 _entitL 1 a3256eOc7.structuraLunfold_ 4294 
Using wire table: xcv2-40-6_wc . 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 32 2 38 41 45 00:00 
Info: setting opt_best_result to 78.675840 
Info: setting opt_besCpass to 0 
-- Start optimization for design .work.cordic_pe8_entitL 4f7f5f4cbc.structuraLunfold_4452 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 32 2 37 40 45 00:00 
Info: setting opt_besCresult to 78.675840 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.cordic_pe9_entitL9968961590.structuraLunfold_ 4181 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 32 2 36 39 45 00:00 
Info: setting opCbesCresult to 78.675840 
Info: setting opt_best_pass to 0 
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-- Start optimization for design .work.iterative_divider_entitL2ec7b01ff2.structuraLunfoId_ 4744 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 62 3 60 32 13 00:00 
Infa: setting apt_best_result ta 197.474340 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.mult_c53a60460b.behavior_unfold_3142 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 0 6 64 34 32 00:00 
Info: setting opt_best_result to 0.000000 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.map_entitL6421dc7ffe.structuraLunfold_3449 
Using wire table: xcv2-40-6_wc 
Pa 55 Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 59 4 42 23 33 00:00 
Info: setting opt_besCresult to 230.831010 
Info: setting opCbest_pass to 0 
-- Start optimization for design .work.normalize_x_entitL33dc6271e9.structuraLunfold_3970 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 206 2 208 14 31 00:27 
Info: setting opt_best_result to 386.219100 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.normalize_LentitL 44e36148d1.structuraLunfold_3920 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 203 2 206 13 31 00:26 
Info: setting opCbest_result to 380.594550 
Info: setting opCbest_pass to 0 
-- Start optimization for design .work.accumulator2_7b528c7815.behavior_unfold_3608 
Using wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 87 5 45 3 45 00:03 
Info: setting opCbest_result to 431.205930 
Info: setting opt_best_pass to 0 
-- Start optimization for design .work.xilinx_onduleur.structural 
USing wire table: xcv2-40-6_wc 
Pass Area Delay DFFs Pis POs --CPU--
(LUTs) (ns) min:sec 
1 951 12 30 13 6 00:13 
Info: setting opt_best_result to 11752.790850 
Info: setting opCbesCpass to 0 
Info, Added global buffer BUFGP for port clk_1 
*********************************************** 
Deviee Utilization for 2V40fg256 
*********************************************** 
Resource Used Avail Utilization 
105 70 88 79.55% 
Global Buffers 1 16 6.25% 
Function Generators 2861 512 558.79% 
CLB Slices 1431 256 558.98% 
Dffs or Latches 1519 776 195.75% 
Block RAMs 0 4 0.00% 
Block Multipliers 9 4 225.00% 
Block Multiplier Dffs 252 144 175.00% 
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This design does not fit in the device specified! 
Trying an alternate device ... 
Info: setting part to 2V250fg256 
Info: Reset Device to 2V250fg256 
Info: setting wire_table to xcv2-250-6_wc 
Info: Reset wire_table to xcv2-250-6_wc 
*********************************************** 
Info: setting optimize_timing_cpuJimit to 505 
Using wire table: xcv2-250-6_wc 
-- Start timing optimization for design .work.mult1_a66ba9a3a2.behavior_unfold_3233 
Starting Timing Characterization ... 
Starting Timing Analysis ... 
Using wire table: xcv2-250-6_wc 
Timing analysis done, time = 33 CPU secs. 
Timing characterization done, time = 33 CPU secs. 
Info: setting optimize_timing_cpu_limit to 0 
Info: setting modgen_select to auto 
******************************************************* 
Cell: xilinx_onduleur View: structural Library: work 
Cell: xilinx_onduleur View: structural Library: work 
******************************************************* 
Number of ports: 71 
Number of nets: 2599 
Number of instances: 2290 
Number of references to this view : 0 
Total accumulated area : 
Number of BUFGP : 
Number of Dffs or Latches : 




Number of IBUF : 12 
Number of LUTs : 1 
Number of MUX CARRYs: 1320 
Number of MUXF5 : 51 
Number of OBUF : 6 
Number of accumulated instances: 6506 
Number of global buffers used: 1 
*********************************************** 
Device Utilization for 2V250fg256 
*********************************************** 
Resource Used Avail Utilization 
105 70 172 40.70% 
Global Buffers 1 16 6.25% 
Function Generators 2861 3072 93.13% 
CLB Slices 1431 1536 93.16% 
Dffs or Latches 1519 3588 42.34% 
Block RAMs 0 24 0.00% 
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Block Multipliers 9 24 37.50% 
Block Multiplier Offs 252 864 29.17% 
Clock Frequency Report 
Clock : Frequency 
Critical Path Report 
Critical path #1, (unconstrained path) 
NAME 
clock information not specified 
GATE ARRIVAL 
delay thru clock network 0.00 (ideal) 
svm_generator_and_switching_timing_87 cO 1 ab953_mult6/ix1 001 /Q 





LUT2_L 0.33 1.32 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx2320/0 
LUT4 0.75 2.07 up 0.30 
svm_generator_and_switching_timing_87 c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx2322/0 
LUT3 0.61 2.68 up 0.20 
svm_generator_and_switching_timing_87c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx2324/0 
LUT3 0.61 3.29 up 0.20 
svm_generator_and_switching_timing_87c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx278/0 
LUT3 0.61 3.90 up 0.20 
svm_generator_and_switching_timing_87c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx284/0 
LUT3 0.61 4.51 up 0.20 
svm_generator_and_switching_timing_87c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx290/0 
LUT3 0.61 5.12 up 0.20 
svm_generator_and_switching_timing_87 c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx2329/0 
LUT3 0.61 5.73 up 0.20 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx2331/0 
LUT3 0.61 6.34 up 0.20 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx2333/0 
LUT3 0.61 6.95 up 0.20 
svm _generator _and _ switching_ timing_ 87 ca 1 ab953 _mu It6/mult_ 46_56 _mult_1405 _modgen_add 
_2622_nx2335/0 
LUT3 0.61 7.56 up 0.20 
svm_generator_and_switching_timing_87 c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx2337/0 
LUT3 0.61 8.18 up 0.20 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx2339/0 




LUT3 0.61 9.40 up 0.20 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx2343/0 
LUT3 0.61 10.01 up 0.20 
svm_generator _and_switching_timing_87 c01 ab953 _ mult6/mult_ 46_56_ mult_1405 _modgen_add 
_2622_nx2345/0 
LUT3 0.61 10.62 up 0.20 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx350/0 
LUT3 0.61 11.23 up 0.20 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3590/0 
MUXF5 0.91 12.14 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622 _nx362/0 
LUT4 0.75 12.89 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3589/0 
MUXF5 0.91 13.81 up 0.40 
svm_generator_and_switching_timing_87c01 ab953_mult6/muIC 46_56_muIC 1405_modgen_add 
2622 nx2348/0 
- - LUT4 0.75 14.56 up 0.30 
svm_generator _ and_switching_ timing_ 87 cO 1 ab953 _mult6/ix3588/0 
MUXF5 0.91 15.47 up 0.40 
svm_generator_and_switchirig_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx2352/0 
LUT4 0.75 16.22 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3587/0 
MUXF5 0.91 17.14 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622 _nx2356/0 
LUT4 0.75 17.89 up 0.30 
svm _generator _and _ switching_timing_ 87 cO 1 ab953 _mult6/ix3586/0 
MUXF5 0.91 18.80 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
2622 nx2360/0 
- - LUT4 0.75 19.55 up 0.30 
svm_generatocand_switching_timing_87c01ab953_mult6/ix3585/0 
MUXF5 0.91 20.47 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx422/0 
LUT4 0.75 21.22 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3584/0 
MUXF5 0.91 22.13 up 0.40 
svm_generator_and_switching_timing_87 c01 ab953_mult6/muIC 46_56 _mult_1405_modgen_add 
_2622_nx434/0 
LUT4 0.75 22.88 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3583/0 
MUXF5 0.91 23.80 up 0.40 
svm_generator_and_switching_timing_87c01 ab953_mult6/mult_ 46_56_muIC 1405_modgen_add 
_2622_nx446/0 
LUT4 0.75 24.55 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3582/0 
MUXF5 0.91 25.46 up 0.40 




LUT4 0.75 26.21 up 0.30 
svm_generator _and_switching_timing_87 cO 1 ab953_mult6/ix3581 /0 
MUXF5 0.91 27.13 up 0.40 
svm_generator_and_switching_timing_87c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx2368/0 
LUT4 0.75 27.88 up 0.30 
svm_generator_and_switching_timin!L87c01ab9S3_mult6/ix3580/0 
MUXF5 0.91 28.79 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/muIC 46_56_muIC 1405_modgen_add 
_2622_nx2372/0 
LUT4 0.75 29.54 up. 0.30 
svm_generator _and _ switching_ timing_ 87 cO 1 ab953 _mult6/ix3579/0 
MUXF5 0.91 30.46 up 0.40 
svm _generator _ and_switching_ timing_ 87 c01 ab953 _mult6/mult_ 46_56 _mult_ 1405 _modgen_add 
_2622_nx494/0 
LUT4 0.75 31.21 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3578/0 
MUXF5 0.91 32.12 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx2379/0 . 
LUT4 0.75 32.87 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3577/0 
MUXF5 0.91 33.79 up 0.40 
svm_generator_and_switching_timing_87 c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx2383/0 
LUT4 0.75 34.54 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3576/0 
MUXF5 0.91 35.45 up 0.40 
svm_generator_and_switching_timing_ 87 c01 ab953 _mult6/muIC 46_56_mult_1405_modgen_add 
_2622 _nx2387 /0 
LUT4 0.75 36.20 up 0.30 
svm_generator_ and_switching_ timing_ 87 cO 1 ab953 _mult6/ix3575/0 
MUXF5 0.91 37.12up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx2391/0 
LUT4 0.75 37.87 up 0.30 
svm_generator _and_switching_ tim ing_ 87 cO 1 ab953 _mult6/ix3574/0 
MUXF5 0.91 38.78 up 0.40 
svm_generator_and_switching_timing_87c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx2395/0 
LUT4 0.75 39.5~ up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3573/0 
MUXF5 0.91 40.44 up 0.40 
svm_generator_and_switching_timing_87c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx2399/0 
LUT4 0.75 41.19 up 0.30 
svm_generator_and_switching_ timing_ 87 cO 1 ab953_mult6/ix3572/0 
MUXF5 0.91 42.11 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx578/0 c 
LUT4 0.75 42.86 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3571/0 
MUXF5 0.91 43.77 up 0.40 
svm_generator_and_switching_timing_87c01 ab953_mult6/mult_ 46_56_mult_1405_modgen_add 
_2622_nx590/0 
LUT4 0.75 44.52 up 0.30 
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svm _generator _ and_ switching_timing_ 87 cO 1 ab953 _mult6/ix3570/0 
MUXF5 0.91 45.44 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx602/0 
LUT4 0.75 46.19 up 0.30 
svm~enerator_and_switching_timing_87c01ab953_mult6/ix3569/0 
MUXF5 0.91. 47.10 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/muIC 46_56_mult_1405_modgen_add 
_2622_nx2402/0 
LUT4 0.75 47.85 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3568/0 
MUXF5 0.91 48.77 up 0.40 
svm _generator _ and_ switching_ timing_ 87 cO 1 ab953 _mult6/mult_ 46_56 _mult_1405 _modgen _add 
_2622_nx2406/0 
LUT4 0.75 49.52 up 0.30 
svm_generator _and _ switching_ timing_ 87 cO 1 ab953 _ mult6/ix3567/0 
MUXF5 0.91 50.43 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/muIt_ 46_56_mult_1405_modgen_add 
_2622_nx241 0/0 
LUT4 0.75 51.18 up 0.30 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3566/0 
MUXF5 0.91 52.10 up 0.40 
svm_generator_and_switching_timing_87c01 ab953_mult6/muIC 46_56_muIC 1405_modgen_add 
_2622_nx2414/0 
LUT4 0.61 52.71 up 0.20 
svm_generator_and_switching_timing_87c01ab953_mult6/ix3565/0 
MUXF5 0.64 53.34 up 0.20 
svm_generator _ and_switching_ timing_ 87 c01 ab953 _mult6/mult_ 46_56_ mulC 1405_ modgen_add 
_2622_nx2418/0 
LUT4 0.61 53.96 up 0.20 
svm_generator_and_switching_timing_87c01 ab953_mult6/op_mem_65_20(1 )(87) 
LUT4 0.89 54.84 up 0.40 
svm_generator_and_switching_timing_87c01ab953_mult6/reg_op_mem_65_20(2)(87)/D 
FDE 0.00 54.84 up 0.00 
data arrivai time 54.84 
data arrivai time 
-- Design summary in file 'xilinx_onduleur_O.sum' 
AutoWrite args are: xilinx_onduleur_O.edf 
. -- Applying renaming rule 'XILlNX' to database 
54.84 
Info: setting ediCarraLrange_extraction_style to %s<%d:%d> 
-- Calling seCxilinx_eqn to set up writing Equations 
-- Writing file xilinx_onduleur_O.edf 
Info, Writing NCF file 'xilinx_onduleur_O.ncf 
-- Writing file xilinx_onduleur_O.ncf 
-- CPU time taken for this run was 349.15. sec 
-- Run Successfully Ended On Wed Nov 29 22:42:48 Est (heure d'été) 2006 
o 
Info: Finished Synthesis run 
